default search action
"A wide tuning-range ADFLL for mW-SoCs with dithering-enhanced accuracy in ..."
David E. Bellasi et al. (2017)
- David E. Bellasi, Philipp Schönle, Qiuting Huang, Luca Benini:
A wide tuning-range ADFLL for mW-SoCs with dithering-enhanced accuracy in 65 nm CMOS. ISCAS 2017: 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.