default search action

combined dblp search
author search
venue search
publication search

ask others

"A low-power VLSI architecture for a shared-memory FFT processor with a ..."

Shuenn-Yuh Lee et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2006.1692546

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LeeCLC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LeeCLC06
Shuenn-Yuh Lee, Chia-Chyang Chen, Shyh-Chyang Lee, Chih-Jen Cheng:
A low-power VLSI architecture for a shared-memory FFT processor with a mixed-radix algorithm and a simple memory control scheme. ISCAS 2006

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.