default search action

combined dblp search
author search
venue search
publication search

ask others

"13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power ..."

Koji Hirairi et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2012.6177102

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HirairiOFYTNSS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HirairiOFYTNSS12
Koji Hirairi, Yasuyuki Okuma, Hiroshi Fuketa, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai:
13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO. ISSCC 2012: 486-488

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.