default search action

combined dblp search
author search
venue search
publication search

ask others

"Zero skew clock routing in X-architecture based on an improved greedy ..."

Weixiang Shen et al. (2008)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2007.10.004

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ShenCHHL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ShenCHHL08
Weixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu, Bing Lu:
Zero skew clock routing in X-architecture based on an improved greedy matching algorithm. Integr. 41(3): 426-438 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.