default search action

combined dblp search
author search
venue search
publication search

ask others

"Hardware Transactional Memory Exploration in Coherence-Free Many-Core ..."

Dimitra Papagiannopoulou et al. (2018)

> Home

Details and statistics

DOI: 10.1007/S10766-018-0569-7

access: closed

type: Journal Article

metadata version: 2020-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijpp/Papagiannopoulou18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijpp/Papagiannopoulou18
Dimitra Papagiannopoulou, Andrea Marongiu, Tali Moreshet, Luca Benini, Maurice Herlihy, R. Iris Bahar:
Hardware Transactional Memory Exploration in Coherence-Free Many-Core Architectures. Int. J. Parallel Program. 46(6): 1304-1328 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.