default search action

combined dblp search
author search
venue search
publication search

ask others

"Transistor Sizing of Logic Gates to Maximize Input Delay Variability."

Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bushnell (2006)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2006.014

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/RajaAB06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/RajaAB06
Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bushnell:
Transistor Sizing of Logic Gates to Maximize Input Delay Variability. J. Low Power Electron. 2(1): 121-128 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.