default search action

combined dblp search
author search
venue search
publication search

ask others

"A 10-b Two-Stage DAC with an Area-Efficient Multiple-Output Voltage ..."

Chih-Wen Lu, Ching-Min Hsiao, Ping-Yeh Yin (2013)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2252525

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LuHY13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LuHY13
Chih-Wen Lu, Ching-Min Hsiao, Ping-Yeh Yin:
A 10-b Two-Stage DAC with an Area-Efficient Multiple-Output Voltage Selector and a Linearity-Enhanced DAC-Embedded Op-Amp for LCD Column Driver ICs. IEEE J. Solid State Circuits 48(6): 1475-1486 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.