default search action

combined dblp search
author search
venue search
publication search

ask others

Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID

"A 3.3-V/5-V low power TTL-to-CMOS input buffer."

Chi-Chang Wang, Jiin-Chuan Wu (1998)

> Home

Details and statistics

DOI: 10.1109/4.663565

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WangW98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangW98
Chi-Chang Wang, Jiin-Chuan Wu:
A 3.3-V/5-V low power TTL-to-CMOS input buffer. IEEE J. Solid State Circuits 33(4): 598-603 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.