default search action

combined dblp search
author search
venue search
publication search

ask others

"Performance-driven simultaneous placement and routing for FPGA's."

Sudip Nag, Rob A. Rutenbar (1998)

> Home

Details and statistics

DOI: 10.1109/43.703831

access: closed

type: Journal Article

metadata version: 2024-03-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/NagR98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/NagR98
Sudip Nag, Rob A. Rutenbar:
Performance-driven simultaneous placement and routing for FPGA's. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(6): 499-518 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.