default search action

combined dblp search
author search
venue search
publication search

ask others

"SoC Reconfigurable Architecture for Implementing Software Trained ..."

Michael R. Wasef, Nader Rafla (2023)

> Home

Details and statistics

DOI: 10.1109/TCSI.2023.3262479

access: closed

type: Journal Article

metadata version: 2023-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/Wasef023
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/Wasef023
Michael R. Wasef, Nader Rafla:
SoC Reconfigurable Architecture for Implementing Software Trained Recurrent Neural Networks on FPGA. IEEE Trans. Circuits Syst. I Regul. Pap. 70(6): 2497-2510 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.