default search action

combined dblp search
author search
venue search
publication search

ask others

"A 90-nm 640 MHz 2 × VDD Output Buffer With 41.5% Slew Rate ..."

Jian-An Wang, Yuan-Yao Zhao, Zhengping Zhang (2020)

> Home

Details and statistics

DOI: 10.1109/TCSII.2020.3012150

access: closed

type: Journal Article

metadata version: 2022-05-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/WangZZ20b
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/WangZZ20b
Jian-An Wang, Yuan-Yao Zhao, Zhengping Zhang:
A 90-nm 640 MHz 2 × VDD Output Buffer With 41.5% Slew Rate Improvement Using PVT Compensation. IEEE Trans. Circuits Syst. II Express Briefs 67-II(9): 1524-1528 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.