default search action

combined dblp search
author search
venue search
publication search

ask others

"A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, ..."

Fazal Hameed, Jerónimo Castrillón (2019)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2019.2918385

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HameedC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HameedC19
Fazal Hameed, Jerónimo Castrillón:
A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement. IEEE Trans. Very Large Scale Integr. Syst. 27(10): 2375-2386 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.