default search action

combined dblp search
author search
venue search
publication search

ask others

"In-Memory Wallace Tree Multipliers Based on Majority Gates Within ..."

YaJuan Hui et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2024.3350151

access: closed

type: Journal Article

metadata version: 2024-03-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HuiLWLZM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HuiLWLZM24
YaJuan Hui, Qingzhen Li, Leimin Wang, Cheng Liu, Deming Zhang, Xiangshui Miao:
In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays. IEEE Trans. Very Large Scale Integr. Syst. 32(3): 497-504 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.