default search action

combined dblp search
author search
venue search
publication search

ask others

"Scheduling of Iterative Algorithms with Matrix Operations for Efficient ..."

Premysl Sucha et al. (2007)

> Home

Details and statistics

DOI: 10.1007/S11265-006-0004-Y

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/SuchaHHS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/SuchaHHS07
Premysl Sucha, Zdenek Hanzálek, Antonin Hermanek, Jan Schier:
Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design - Implementation of Finite Interval Constant Modulus Algorithm. J. VLSI Signal Process. 46(1): 35-53 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.