Loading [a11y]/accessibility-menu.js
A HW/SW Co-design Methodology: An Accurate Power Efficiency Model and Design Metrics for Embedded System | IEEE Conference Publication | IEEE Xplore

A HW/SW Co-design Methodology: An Accurate Power Efficiency Model and Design Metrics for Embedded System


Abstract:

Low-power embedded system design has become extremely important in the most recent years. To fulfill system-level design requirements and time-to-market constraints, a po...Show More

Abstract:

Low-power embedded system design has become extremely important in the most recent years. To fulfill system-level design requirements and time-to-market constraints, a power-driven methodology is essential during embedded system design. The aim of this paper is to introduce accurate and efficient power metrics included in a hardware/software (HW/SW) co-design environment to show the system-level partitioning and design. In order to verify the design effectiveness of hardware/software co-design synthesis, we consider the digital power dissipation methodology and its power reduction techniques. To maximize the performance of system, we developed hierarchical design technique and co-design synthesis for power efficient HW/SW co-design process. In the end, we provided simulation results for single circuit with new design vs. circuit integration with hierarchical power efficiency system (HPES), multiple circuits with new design vs. circuit integration with HPES, new design and no load vs. circuit integration with HPES, new design with load vs. circuit integration with HPES.
Date of Conference: 27-29 May 2009
Date Added to IEEE Xplore: 13 October 2009
Print ISBN:978-0-7695-3642-2
Conference Location: Daegu, Korea (South)

References

References is not available for this document.