A CMOS Low Voltage Charge Pump | IEEE Conference Publication | IEEE Xplore

A CMOS Low Voltage Charge Pump


Abstract:

Charge pump circuits are used for obtaining higher voltages than normal power supply voltage in flash memories, DRAMs and low voltage designs. In this paper, we present a...Show More

Abstract:

Charge pump circuits are used for obtaining higher voltages than normal power supply voltage in flash memories, DRAMs and low voltage designs. In this paper, we present a charge pump circuit in standard CMOS technology that is suited for low voltage operation. Our proposed charge pump uses a cross- connected NMOS cell as the basic element and PMOS switches are employed to connect one stage to the next. The simulated output voltages of the proposed 4 stage charge pump for input voltage of 0.9 V, 1.2 V, 1.5 V, 1.8 V and 2.1 V are 3.9 V, 5.1 V, 6.35 V, 7.51 V and 8.4 V respectively. This proposed charge pump is suitable for low power CMOS mixed-mode designs.
Date of Conference: 06-10 January 2007
Date Added to IEEE Xplore: 12 February 2007
Print ISBN:0-7695-2762-0

ISSN Information:

Conference Location: Bangalore, India

References

References is not available for this document.