skip to main content
10.1145/2024724.2024935acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems

Published: 05 June 2011 Publication History

Abstract

Multicore architectures, especially chip multi-processors, have been widely acknowledged as a successful design paradigm. Existing approaches primarily target application-driven partitioning of the shared cache to alleviate inter-core cache interference so that both performance and energy efficiency are improved. Dynamic cache reconfiguration is a promising technique in reducing energy consumption of the cache subsystem for uniprocessor systems. In this paper, we present a novel energy optimization technique which employs both dynamic reconfiguration of private caches and partitioning of the shared cache for multicore systems with real-time tasks. Our static profiling based algorithm is designed to judiciously find beneficial cache configurations (of private caches) for each task as well as partition factors (of the shared cache) for each core so that the energy consumption is minimized while task deadline is satisfied. Experimental results using real benchmarks demonstrate that our approach can achieve 29.29% energy saving on average compared to systems employing only cache partitioning.

References

[1]
Intel. Intel Core i7 processor. www.intel.com.
[2]
ARM. ARM11MPCore processor. http://www.arm.com/.
[3]
MIPS. MIPS32 1004K. http://www.mips.com/.
[4]
Y.-H. Wei et al., "Energy-efficient real-time scheduling of multimedia tasks on multi-core processors," SAC, 2010.
[5]
A. Malik et al., "A low power unified cache architecture providing power and performance flexibility," ISLPED, 2000.
[6]
C. Zhang et al., "A highly configurable cache for low energy embedded systems," ACM TECS, vol. 6, pp. 362--387, 2005.
[7]
A. Gordon-Ross and F. Vahid, "A self-tuning configurable cache," DAC, 2007.
[8]
W. Wang et al., "Dynamic cache reconfiguration for soft real-time systems," ACM TECS, 2011.
[9]
W. Wang and P. Mishra, "Dynamic reconfiguration of two-level cache hierarchy in real-time embedded systems," J. of Low Power Electron., vol. 7, no. 1, 2011.
[10]
R. Reddy and P. Petrov, "Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems," CASES, 2007.
[11]
D. Kaseridis et al., "Bank-aware dynamic cache partitioning for multicore architectures," ICPP, 2009.
[12]
M. K. Qureshi and Y. N. Patt, "Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches," Micro, 2006.
[13]
S. Kim et al., "Fair cache sharing and partitioning in a chip multiprocessor architecture," PACT, 2004.
[14]
C. Yu and P. Petrov, "Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms," DAC, 2010.
[15]
R. Reddy and P. Petrov, "Cache partitioning for energy-efficient and interference-free embedded multitasking," ACM TECS, vol. 9, no. 3, pp. 1--35, 2010.
[16]
V. Suhendra and T. Mitra, "Exploring locking & partitioning for predictable shared caches on multi-cores," DAC, 2008.
[17]
A. Gordon-Ross et al., "Fast configurable-cache tuning with a unified second-level cache," ISLPED, 2005.
[18]
W. Wang and P. Mishra, "System-wide leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in multitasking systems," IEEE Trans. on VLSI Syst., 2011.
[19]
G. Suh et al., "A new memory monitoring scheme for memory-aware scheduling and partitioning," HPCA, 2002.
[20]
A. Settle et al., "A dynamically reconfigurable cache for multithreaded processors," J. of Embed. Comput., vol. 2, pp. 221--233, 2006.
[21]
G. Quan and X. S. Hu, "Energy efficient dvs schedule for fixed-priority real-time systems," ACM TODAES, vol. 6, pp. 1--30, 2007.
[22]
HP, CACTI, HP Laboratories Palo Alto, CACTI 5.3, http://www.hpl.hp.com/, 2008.
[23]
M. Guthaus et al., "Mibench: A free, commercially representative embedded benchmark suite," WWC, 2001.
[24]
SPEC. SPEC CPU2000. http://www.spec.org/.
[25]
W. Wang and P. Mishra, "PreDVS: Preemptive dynamic voltage scaling for real-time systems using approximation scheme," DAC, 2010.
[26]
S. Kaxiras et al., "Cache decay: exploiting generational behavior to reduce cache leakage power," ISCA, 2001.
[27]
A. KleinOsowski and D. Lilja, "Minnespec: A new spec benchmark workload for simulation-based computer architecture research," IEEE CAL, vol. 1, no. 1, 2002.
[28]
N. Binkert et al., "The M5 simulator: Modeling networked systems," IEEE Micro, vol. 26, no. 4, pp. 52--60, 2006.

Cited By

View all
  • (2024)Minimizing cache usage with fixed-priority and earliest deadline first schedulingReal-Time Systems10.1007/s11241-024-09423-760:4(625-664)Online publication date: 28-Jun-2024
  • (2024)SDK4ED: a platform for building energy efficient, dependable, and maintainable embedded softwareAutomated Software Engineering10.1007/s10515-024-00450-z31:2Online publication date: 11-Jun-2024
  • (2023)Scalable Hierarchical Instruction Cache for Ultralow-Power Processors ClustersIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2022.322833631:4(456-469)Online publication date: Apr-2023
  • Show More Cited By

Index Terms

  1. Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      DAC '11: Proceedings of the 48th Design Automation Conference
      June 2011
      1055 pages
      ISBN:9781450306362
      DOI:10.1145/2024724
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 05 June 2011

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. cache
      2. dynamic reconfiguration
      3. energy optimization
      4. multicore systems
      5. real-time systems

      Qualifiers

      • Research-article

      Funding Sources

      Conference

      DAC '11
      Sponsor:

      Acceptance Rates

      Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

      Upcoming Conference

      DAC '25
      62nd ACM/IEEE Design Automation Conference
      June 22 - 26, 2025
      San Francisco , CA , USA

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)14
      • Downloads (Last 6 weeks)3
      Reflects downloads up to 13 Jan 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2024)Minimizing cache usage with fixed-priority and earliest deadline first schedulingReal-Time Systems10.1007/s11241-024-09423-760:4(625-664)Online publication date: 28-Jun-2024
      • (2024)SDK4ED: a platform for building energy efficient, dependable, and maintainable embedded softwareAutomated Software Engineering10.1007/s10515-024-00450-z31:2Online publication date: 11-Jun-2024
      • (2023)Scalable Hierarchical Instruction Cache for Ultralow-Power Processors ClustersIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2022.322833631:4(456-469)Online publication date: Apr-2023
      • (2023)Bringing Energy Efficiency Closer to Application Developers: An Extensible Software Analysis FrameworkIEEE Transactions on Sustainable Computing10.1109/TSUSC.2022.32224098:2(180-193)Online publication date: 1-Apr-2023
      • (2023)Coupled Data Prefetch and Cache Partitioning Scheme for CPU-Accelerator System2023 IEEE 15th International Conference on ASIC (ASICON)10.1109/ASICON58565.2023.10396658(1-4)Online publication date: 24-Oct-2023
      • (2021)An L2 Cache Architecture Supporting Bypassing for Low Energy and High PerformanceElectronics10.3390/electronics1011132810:11(1328)Online publication date: 1-Jun-2021
      • (2021)Energy Predictive Models of Computing: Theory, Practical Implications and Experimental Analysis on Multicore ProcessorsIEEE Access10.1109/ACCESS.2021.30751399(63149-63172)Online publication date: 2021
      • (2021)Mapping techniques in multicore processors: current and future trendsThe Journal of Supercomputing10.1007/s11227-021-03650-6Online publication date: 5-Feb-2021
      • (2021)SRCP: sharing and reuse-aware replacement policy for the partitioned cache in multicore systemsDesign Automation for Embedded Systems10.1007/s10617-021-09251-z25:3(193-211)Online publication date: 1-Sep-2021
      • (2020)Energy-efficient Real-time Scheduling on MulticoresACM Transactions on Embedded Computing Systems10.1145/339941319:4(1-25)Online publication date: 4-Jul-2020
      • Show More Cited By

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media