Transistor-Level Optimization Methodology for GRM FPGA Interconnect Circuits
Abstract
Index Terms
- Transistor-Level Optimization Methodology for GRM FPGA Interconnect Circuits
Recommendations
An Automatic Transistor-Level Tool for GRM FPGA Interconnect Circuits Optimization
GLSVLSI '19: Proceedings of the 2019 Great Lakes Symposium on VLSIDue to its dominance in FPGA area and delay, the interconnect circuit is traditionally designed and optimized in full customized fashion, which can be extremely time consuming. In this paper, we propose an automated transistor-level sizing optimization ...
Exploiting transistor-level reconfiguration to optimize combinational circuits
DATE '17: Proceedings of the Conference on Design, Automation & Test in EuropeSilicon nanowire reconfigurable field effect transistors (SiNW RFETs) abolish the physical separation of n-type and p-type transistors by taking up both roles in a configurable way within a doping-free technology. However, the potential of transistor-...
High speed interconnect through device optimization for subthreshold FPGA
Field programmable gate array (FPGA) consumes a significant amount of static and dynamic power due to the presence of additional logic for providing more flexibility as compared to application specific integrated circuits (ASICs). The fabrication cost ...
Comments
Information & Contributors
Information
Published In
- General Chair:
- Kia Bazargan,
- Program Chair:
- Stephen Neuendorffer
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Poster
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0