Skip to content
View dpretet's full-sized avatar
:octocat:
:octocat:

Block or report dpretet

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@0xhustlerr
hustler 0xhustlerr
Sr Full Stack | Blockchain | AI Engineer

@web @blockchain @AI Earth

@dbunt1tled
deni dbunt1tled

BeKey Kharkiv, Ukraine

@Pranav-Gadre
Pranav Pranav-Gadre

Professor Vadodara

@llcc01
llcc01

USTC China

@Ben-Scr
Ben Ben-Scr
German C# & C++ Developer | Building games and tools from scratch | Open to projects

Germany

@dewhush
Dewantoro Kunto Wibisono dewhush
Building interfaces for humans and logic for machines.

Dew Protocols

@emilycodestar
Emily πŸ’ž emilycodestar
I commit on the first date. 🚩 My code is cleaner than your browser history. Check my repos if you think you can handle a merge conflict with me. πŸ’…πŸ
@deanyou
deanyou deanyou
Analog and Digital Layout design

china

@mo-faruque
Md Omar Faruque mo-faruque
I do research in Hardware Security and Trust.
@Darawsha
Ameed Darawsha Darawsha
"Do or do not, there is no try" #0a7c93

Palestine

@S4IL21
S4IL S4IL21
Code. Learn. Repeat. πŸ§‘β€πŸ’»

Tatom [Owner] Barcelona, Spain

@Opadc
Opadc Opadc
code is hard, i prefer for talk

BeiJing

@Madhiyan
Madhiyan Madhiyan
I'm an embedded software developer.

Infineon Munich

@DeeptiEmmi
Deepti DeeptiEmmi
Electronics & Telecommunication Engineer | Passionate about Semiconductor, FPGA, and VLSI Design | Exploring Digital Systems, HDL, and Chip-Level Architecture
@sphinxzerd
sphinxzerd
You're welcome to FOLLOW or STARS⭐️ my open repo at @seehiong
@MILOUDIAS
MILOUDIAS MILOUDIAS
Passionate about the intersection of technology and art, I am a maker who enjoys tinkering with electronics, building embedded systems, and making 3D Art
@xaashay
aashay xaashay
rtl design and microarchitecture, with an interest in dsp.

COEP Technological University Pune, India

@karthik5102001
Karthik S karthik5102001

Dayananda Sagar College of engineering

@frankxaio
Ming Hong Xiao frankxaio
A student in college. Major in ELE
@Jend4s
Jend4s Jend4s
Electronics enthusiast

UWB in Pilsen Pilsen

@ZenSemiconductorSearch
Zen Semiconductor Search ZenSemiconductorSearch
Your European semiconductor recruitment partner - Digital, Analog, Mixed Signal, IC, ASIC, FPGA, RTL, Architect, Design, Hardware, Software, AI, IoT and more!

Zen Semiconductor Search United Kingdom

@shining-love
shining_love shining-love

Fuzhou University(China)

@nholuongut
Nho Luong nholuongut
πŸ’ πŸ‡»πŸ‡³πŸ‡»πŸ‡³-πŸ‡»πŸ‡³πŸ‡»πŸ‡³-πŸ‡»πŸ‡³πŸ‡»πŸ‡³-πŸ‡»πŸ‡³πŸ‡»πŸ‡³-πŸ‡»πŸ‡³πŸ‡»πŸ‡³-πŸ‡»πŸ‡³πŸ‡»πŸ‡³ - Vietnam DevOps Engineer Lead - Vietnam Timeless Charm - Enjoy Every Moment

DevOps and Platform Services Lead From Ho Chi Minh City, Viet Nam

@nullptrException100
David Clark nullptrException100
Principal Software Engineer at @google. I like Golang! Let's do some open-source stuff guys!

Google, Youtube Music Los Angeles, California, USA