Skip to content
View gsch's full-sized avatar

Block or report gsch

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DDR2_Controller DDR2_Controller Public

    Forked from adibis/DDR2_Controller

    DDR2 memory controller written in Verilog

    Verilog 1

  2. verilog-i2c verilog-i2c Public

    Forked from tanbour/verilog-i2c

    Verilog I2C

    Verilog

  3. verilog-lfsr verilog-lfsr Public

    Forked from tanbour/verilog-lfsr

    Fully parametrizable combinatorial parallel LFSR/CRC module

    Verilog

  4. ridecore ridecore Public

    Forked from tanbour/ridecore

    RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.

    Verilog

  5. SystemVerilogReference SystemVerilogReference Public

    Forked from tanbour/SystemVerilogReference

    training labs and examples

    SystemVerilog

  6. Hardware-CNN Hardware-CNN Public

    Forked from tanbour/Hardware-CNN

    A convolutional neural network implemented in hardware (verilog)

    Verilog