Skip to content
View heyeger's full-sized avatar
  • university of science and technology of china
  • shanghai

Block or report heyeger

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. FPGA FPGA Public

    Record the learn in FPGA.

    C

  2. ISP_UVM ISP_UVM Public

    Forked from nelsoncsc/ISP_UVM

    A Framework for Design and Verification of Image Processing Applications using UVM

    SystemVerilog

  3. SpinalHDL SpinalHDL Public

    Forked from SpinalHDL/SpinalHDL

    Scala based HDL

    Scala

  4. pykan pykan Public

    Forked from KindXiaoming/pykan

    Kolmogorov Arnold Networks

    Jupyter Notebook

  5. FPGA-FOC FPGA-FOC Public

    Forked from WangXuan95/FPGA-FOC

    FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

    Verilog

  6. can can Public

    Forked from freecores/can

    CAN Protocol Controller

    Verilog