Skip to content
View jiangshize's full-sized avatar

Block or report jiangshize

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
jiangshize/README.md
  • 👋 Hi, I’m @jiangshize,i'm ic design engineer.
  • 👀 I’m interested in ic/fpga design and verification.
  • 🌱 I’m currently learning UVM and script language.
  • 💞️ I’m looking to collaborate on ...
  • 📫 How to reach me ...

Popular repositories Loading

  1. hdl hdl Public

    Forked from analogdevicesinc/hdl

    HDL libraries and projects

    Verilog

  2. jiangshize jiangshize Public

    Config files for my GitHub profile.