Skip to content
View jrsa's full-sized avatar

Block or report jrsa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
9 stars written in VHDL
Clear filter

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 715 59 Updated Mar 28, 2026

GPL v3 2D/3D graphics engine in verilog

VHDL 694 147 Updated Aug 31, 2014

bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem

VHDL 456 60 Updated Apr 15, 2024

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

VHDL 410 109 Updated Nov 14, 2018

Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1

VHDL 40 3 Updated Feb 18, 2024

LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.

VHDL 23 10 Updated Mar 3, 2026

VCS-1 system

VHDL 17 8 Updated Feb 28, 2024

Blinking Led Project

VHDL 10 3 Updated Aug 29, 2023

Videomancer SDK

VHDL 9 4 Updated Apr 8, 2026