Interests: speculative superscalar out-of-order cpu microarch, ISA design, memory system, ...
VLSI/ASIC, sync and async (dynamic) logic
- Milpitas, CA, USA
-
01:59
(UTC -08:00) - https://chaos.social/@tommythorn
Stars
- All languages
- Assembly
- Bluespec
- C
- C#
- C++
- CSS
- Clojure
- Cuda
- Dockerfile
- Emacs Lisp
- Gnuplot
- Go
- HTML
- Haskell
- J
- Java
- JavaScript
- Jupyter Notebook
- Makefile
- Nix
- Objective-C
- OpenSCAD
- PHP
- Perl
- Python
- QML
- Rez
- Roff
- Ruby
- Rust
- SCSS
- Scala
- Scheme
- Shell
- SourcePawn
- Standard ML
- Stata
- Swift
- SystemVerilog
- Tcl
- TeX
- TypeScript
- VHDL
- Verilog
- Vim Script
- ZIL
8
stars
written in VHDL
Clear filter
Library of VHDL components that are useful in larger designs.
Sending UDP packets out over a Gigabit PHY with an FPGA.
Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
Collateral for an AliExpress XCKU5P dev board
Design files for an add-on board that makes a XuLA into a logic analyzer for 1.8V, 2.5V, 3.3V and 5.0V logic.