A Verilog based Fractal Set Generator for the Xilinx Artix 7
-
Updated
Dec 10, 2021 - Verilog
#
artix7
Here are 3 public repositories matching this topic...
Comparative study of Mealy vs Moore FSM architectures in Verilog - Multi-item vending machine controller with timing analysis, and power metrics (79-81.5MHz on Artix-7)
fsm fpga state-machine verilog digital-design xilinx-vivado mealy-machine artix7 moore-machine comparative-study vlsi-design rtl-design hardware-design
-
Updated
Oct 2, 2025 - Verilog
Improve this page
Add a description, image, and links to the artix7 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the artix7 topic, visit your repo's landing page and select "manage topics."