[a}_r po[tfolio]

Projects

Python
  • Hardware
  • All

    • Variable Shift Register

    Parameterizable bit-width and shift length

    FPGA
    RTL
    Verilog