0% found this document useful (0 votes)

179 views246 pages

R01ds0276ej0230 rx651

TEST rx651

Uploaded by

Xiong Chw

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

179 views246 pages

R01ds0276ej0230 rx651

TEST rx651

Uploaded by

Xiong Chw

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 246

Features

Datasheet
RX65N Group, RX651 Group R01DS0276EJ0230
Renesas MCUs
Rev.2.30
Jun 20, 2019
120-MHz 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 2-MB flash memory
(supportive of the dual bank function), 640-KB SRAM, various communications interfaces including Ethernet MAC,
SD host interface (optional), SD slave interface (optional), quad SPI, and CAN, 12-bit A/D converter, RTC, Encryption
functions (optional), CMOS camera interface, Graphic-LCD controller, 2D drawing engine

Features PLQP0176KB-A 24 × 24 mm, 0.5-mm pitch

PLQP0144KA-B 20 × 20 mm, 0.5-mm pitch
■ 32-bit RXv2 CPU core PLQP0100KB-B 14 × 14 mm, 0.5-mm pitch
PLQP0064KB-C 10 × 10 mm, 0.5-mm pitch
 Max. operating frequency: 120 MHz
Capable of 240 DMIPS in operation at 120 MHz
 Single precision 32-bit IEEE-754 floating point
PTLG0177KA-A 8 × 8 mm, 0.5-mm pitch
 Two types of multiply-and-accumulation unit (between memories PTLG0145KA-A 7 × 7 mm, 0.5-mm pitch
and between registers) PTLG0100JA-A 7 × 7 mm, 0.65-mm pitch
 32-bit multiplier (fastest instruction execution takes one CPU clock
cycle)
 Divider (fastest instruction execution takes two CPU clock cycles)
 Fast interrupt PLBG0176GA-A 13 × 13mm, 0.8-mm pitch
 CISC Harvard architecture with 5-stage pipeline PTBG0064KB-A 4.5 × 4.5mm, 0.5-mm pitch
 Variable-length instructions: Ultra-compact code
 Supports the memory protection unit (MPU)
 JTAG and FINE (one-line) debugging interfaces ■ Various communications interfaces
 Ethernet MAC (1 channel)
■ Low-power design and architecture  PHY layer (1 channel) for host/function or OTG controller
 Operation from a single 2.7- to 3.6-V supply (1 channel) with full-speed USB 2.0 transfer
 Low power consumption: A product that supports all peripheral  CAN (compliant with ISO11898-1), incorporating 32 mailboxes (up
functions draws only 0.19 mA/MHz (Typ.). to 2 channels)
 RTC is capable of operation from a dedicated power supply.  SCIg and SCIh with multiple functionalities (up to 11 channels)
 Four low-power modes Choose from among asynchronous mode, clock-synchronous mode,
■ On-chip code flash memory smart-card interface mode, simplified SPI, simplified I2C, and
 Supports versions with up to 2 Mbytes of ROM extended serial mode.
 No wait cycles at up to 50 MHz or when the ROM cache is hit, one-  SCIi with 16-byte transmission and reception FIFOs (up to 2
wait state at up to 100 MHz, two-wait state at above 100 MHz channels)
 User code is programmable by on-board or off-board programming.  I2C bus interface for transfer at up to 1 Mbps (up to 3 channels)
 Programming/erasing as background operations (BGOs)  Four-wire QSPI (1 channel) in addition to RSPIc (3 channels)
 A dual-bank structure allows exchanging the start-up bank.  Parallel data capture unit (PDC) for the CMOS camera interface
 Graphic-LCD controller (GLCDC)
■ On-chip data flash memory  2D drawing engine (DRW2D)
 32 Kbytes, reprogrammable up to 100,000 times  SD host interface (optional: 1 channel) with a 1- or 4-bit SD bus for
 Programming/erasing as background operations (BGOs) use with SD memory or SDIO
■ On-chip SRAM, no wait states  SD slave interface (optional: 1 channel) with a 1- or 4-bit SD bus for
 256K/640 Kbytes of SRAM (no wait states) use with SD host interface
 8 Kbytes of standby RAM (backup on deep software standby)  MMCIF with 1-, 4-, or 8-bit transfer bus width
■ Data transfer ■ External address space
 DMACAa: 8 channels  Buses for full-speed data transfer (max. operating frequency of 60
 DTCb: 1 channel MHz)
 EXDMAC: 2 channels  8 CS areas
 DMAC for the Ethernet controller: 1 channel  8-, 16-, or 32-bit bus space is selectable per area
 Independent SDRAM area (128 Mbytes)
■ Reset and supply management
 Power-on reset (POR) ■ Up to 25 extended-function timers
 Low voltage detection (LVD) with voltage settings  16-bit TPUa, MTU3a
 8-bit TMRa (4 channels), 16-bit CMT (4 channels), 32-bit CMTW (2
■ Clock functions channels)
 External crystal resonator or internal PLL for operation at 8 to 24
MHz ■ 12-bit A/D converter
 Internal 240-kHz LOCO and HOCO selectable from 16, 18, and 20  Two 12-bit units (8 channels for unit 0; 21 channels for unit 1)
MHz  Self diagnosis, detection of analog input disconnection
 120-kHz clock for the IWDTa
■ 12-bit D/A converter: 2 channels
■ Real-time clock
 Adjustment functions (30 seconds, leap year, and error)
■ Temperature sensor for measuring temperature
 Real-time clock counting and binary counting modes are selectable
within the chip
 Time capture function ■ Encryption functions (optional)
(for capturing times in response to event-signal input)  AES (key lengths: 128, 192, and 256 bits)
 Trusted Secure IP (TSIP)
■ Independent watchdog timer
 120-kHz (1/2 LOCO frequency) clock operation ■ Up to 136 pins for general I/O ports
 5-V tolerance, open drain, input pull-up, switchable driving ability
■ Useful functions for IEC60730 compliance
 Oscillation-stoppage detection, frequency measurement, CRCA, ■ Operating temp. range
IWDTa, self-diagnostic function for the A/D converter, etc.  D-version: –40C to +85C
 Register write protection function can protect values in important  G-version: –40C to +105C
registers against overwriting.

R01DS0276EJ0230 Rev.2.30 Page 1 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

1. Overview
1.1 Outline of Specifications
Table 1.1 lists the specifications in outline, and Table 1.2 give a comparison of the functions of products in different
packages.
Table 1.1 is an outline of maximum specifications, and the peripheral modules and the number of channels of the
modules differ depending on the number of pins on the package and the capacity of the code flash memory. For details,
see Table 1.2, Code Flash Memory Capacity and Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/10)

Classification Module/Function Description
CPU CPU  Maximum operating frequency: 120 MHz
 32-bit RX CPU (RXv2)
 Minimum instruction execution time: One instruction per state (cycle of the system
clock)
 Address space: 4-Gbyte linear
 Register set of the CPU
General purpose: Sixteen 32-bit registers
Control: Ten 32-bit registers
Accumulator: Two 72-bit registers
 Basic instructions: 75
 Floating-point instructions: 11
 DSP instructions: 23
 Addressing modes: 11
 Data arrangement
Instructions: Little endian
Data: Selectable as little endian or big endian
 On-chip 32-bit multiplier: 32 × 32 → 64 bits
 On-chip divider: 32 / 32 → 32 bits
 Barrel shifter: 32 bits
FPU  Single precision (32-bit) floating point
 Data types and floating-point exceptions in conformance with the IEEE754 standard
Memory Code flash memory  Capacity: 512 Kbytes/768 Kbytes/1 Mbyte/1.5 Mbytes/2 Mbytes
 50 MHz  No-wait cycle access
100 MHz  1-wait cycle access
100 MHz  2-wait cycle access
 Instructions hitting the ROM cache or operand = 120 MHz: No-wait access
 On-board programming: Four types
 Off-board programming (parallel programmer mode)
 Instructions are executable only for the program stored in the TM target area by using
the Trusted Memory (TM) function and protection against data reading is realized.
 A dual-bank structure allows programming during reading or exchanging the start-up
areas
Data flash memory  Capacity: 32 Kbytes
 Programming/erasing: 100,000 times
Unique ID  16-byte unique ID for the device
RAM  Capacity: 256 Kbytes (Products with 1 Mbyte of code flash memory or less)
RAM: 256 Kbytes
 Capacity: 640 Kbytes (Products with at least 1.5 Mbytes of code flash memory)
RAM: 256 Kbytes
Expansion RAM: 384 Kbytes
 120 MHz, no-wait access
Standby RAM  Capacity: 8 Kbytes
 Operation synchronized with PCLKB: Up to 60 MHz, two-cycle access

R01DS0276EJ0230 Rev.2.30 Page 2 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (2/10)

Classification Module/Function Description
Operating modes  Operating modes by the mode-setting pins at the time of release from the reset state
Single-chip mode
Boot mode (for the SCI interface)
Boot mode (for the USB interface)
Boot mode (for the FINE interface)
 Selection of operating mode by register setting
Single-chip mode
On-chip ROM disabled extended mode
On-chip ROM enabled extended mode
 Endian selectable
Clock Clock generation circuit  Main clock oscillator, sub clock oscillator, low-speed/high-speed on-chip oscillator, PLL
frequency synthesizer, and IWDT-dedicated on-chip oscillator
 The peripheral module clocks can be set to frequencies above that of the system clock.
 Main-clock oscillation stoppage detection
 Separate frequency-division and multiplication settings for the system clock (ICLK),
peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD), flash-IF clock (FCLK) and
external bus clock (BCLK)
The CPU and other bus masters run in synchronization with the system clock (ICLK): Up
to 120 MHz
Peripheral modules of MTU3, RSPI, SCIi, ETHERC, EDMAC, AES, GLCDC, and
DRW2D run in synchronization with PCLKA, which operates at up to 120 MHz.
Other peripheral modules run in synchronization with PCLKB: Up to 60 MHz
ADCLK in the S12AD (unit 0) runs in synchronization with PCLKC: Up to 60 MHz
ADCLK in the S12AD (unit 1) runs in synchronization with PCLKD: Up to 60 MHz
Flash IF run in synchronization with the flash-IF clock (FCLK): Up to 60 MHz
Devices connected to the external bus run in synchronization with the external bus clock
(BCLK): Up to 60 MHz
 Multiplication is possible with using the high-speed on-chip oscillator (HOCO) as a
reference clock of the PLL circuit
Reset Nine types of reset
 RES# pin reset: Generated when the RES# pin is driven low.
 Power-on reset: Generated when the RES# pin is driven high and VCC = AVCC0 =
AVCC1 rises.
 Voltage-monitoring 0 reset: Generated when VCC = AVCC0 = AVCC1 falls.
 Voltage-monitoring 1 reset: Generated when VCC = AVCC0 = AVCC1 falls.
 Voltage-monitoring 2 reset: Generated when VCC = AVCC0 = AVCC1 falls.
 Deep software standby reset: Generated in response to an interrupt to trigger release
from deep software standby.
 Independent watchdog timer reset: Generated when the independent watchdog timer
underflows, or a refresh error occurs.
 Watchdog timer reset: Generated when the watchdog timer underflows, or a refresh
error occurs.
 Software reset: Generated by register setting.
Power-on reset If the RES# pin is at the high level when power is supplied, an internal reset is generated.
After VCC = AVCC0 = AVCC1 has exceeded the voltage detection level and the specified
period has elapsed, the reset is cancelled.
Voltage detection circuit (LVDA) Monitors the voltage being input to the VCC = AVCC0 = AVCC1 pins and generates an
internal reset or interrupt.
 Voltage detection circuit 0
Capable of generating an internal reset
The option-setting memory can be used to select enabling or disabling of the reset.
Voltage detection level: Selectable from three different levels (2.94 V, 2.87 V, 2.80 V)
 Voltage detection circuits 1 and 2
Voltage detection level: Selectable from three different levels (2.99 V, 2.92 V, 2.85 V)
Digital filtering (1/2, 1/4, 1/8, and 1/16 LOCO frequency)
Capable of generating an internal reset
 Two types of timing are selectable for release from reset
An internal interrupt can be requested.
 Detection of voltage rising above and falling below thresholds is selectable.
 Maskable or non-maskable interrupt is selectable
Voltage detection monitoring
Event linking

R01DS0276EJ0230 Rev.2.30 Page 3 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (3/10)

Classification Module/Function Description
Low power Low power consumption  Module stop function
consumption function  Four low power consumption modes
Sleep mode, all-module clock stop mode, software standby mode, and deep software
standby mode
Battery backup function  When the voltage on the VCC pin drops, battery power from the VBATT pin is supplied
to keep the real-time clock (RTC) operating.
Interrupt Interrupt controller  Peripheral function interrupts: 262 sources
(ICUB)  External interrupts: 16 (pins IRQ0 to IRQ15)
 Software interrupts: 2 sources
 Non-maskable interrupts: 7 sources
 Sixteen levels specifiable for the order of priority
 Method of interrupt source selection:
The interrupt vectors consist of 256 vectors (128 sources are fixed. The remaining 128
vectors are selected from among the other 123 sources.)
External bus extension  The external address space can be divided into eight areas (CS0 to CS7), each with
independent control of access settings.
Capacity of each area: 16 Mbytes (CS0 to CS7)
A chip-select signal (CS0# to CS7#) can be output for each area.
Each area is specifiable as an 8-, 16-, or 32-bit bus space.
The data arrangement in each area is selectable as little or big endian (only for data).
 SDRAM interface connectable
 Bus format: Separate bus, multiplex bus
 Wait control
 Write buffer facility
DMA DMA controller  8 channels
(DMACAa)  Three transfer modes: Normal transfer, repeat transfer, and block transfer
 Activation sources: Software trigger, external interrupts, and interrupt requests from
peripheral functions
EXDMA controller  2 channels
(EXDMACa) Four transfer modes: Normal transfer, repeat transfer, block transfer, and cluster
transfer
 Single-address transfer enabled with the EDACKn signal
 Request sources: Software trigger, external DMA requests (EDREQn), and interrupt
requests from peripheral functions
Data transfer controller  Three transfer modes: Normal transfer, repeat transfer, and block transfer
(DTCb)  Request sources: External interrupts and interrupt requests from peripheral functions
 Sequence transfer

R01DS0276EJ0230 Rev.2.30 Page 4 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (4/10)

Classification Module/Function Description
I/O ports Programmable I/O ports  I/O ports for the 177-pin TFLGA, 176-pin LFBGA, and 176-pin LFQFP
I/O pins: 136
Input pin: 1
Pull-up resistors: 136
Open-drain outputs: 136
5-V tolerance: 19
 I/O ports for the 145-pin TFLGA and 144-pin LFQFP
I/O pins: 111
Input pin: 1
Pull-up resistors: 111
Open-drain outputs: 111
5-V tolerance: 18
 I/O ports for the 100-pin TFLGA and 100-pin LFQFP
I/O pins: 78
Input pin: 1
Pull-up resistors: 78
Open-drain outputs: 78
5-V tolerance: 17
 I/O ports for the 64-pin TFBGA
I/O pins: 41
Input pin: 1
Pull-up resistors: 41
Open-drain outputs: 41
5-V tolerance: 8
 I/O ports for the 64-pin LFQFP
I/O pins: 42
Input pin: 1
Pull-up resistors: 42
Open-drain outputs: 42
5-V tolerance: 8
Event link controller (ELC)  Event signals such as interrupt request signals can be interlinked with the operation of
functions such as timer counting, eliminating the need for intervention by the CPU to
control the functions.
 83 internal event signals can be freely combined for interlinked operation with
connected functions.
 Event signals from peripheral modules can be used to change the states of output pins
(of ports B and E).
 Changes in the states of pins (of ports B and E) being used as inputs can be interlinked
with the operation of peripheral modules.

R01DS0276EJ0230 Rev.2.30 Page 5 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (5/10)

Classification Module/Function Description
Timers 16-bit timer pulse unit  (16 bits × 6 channels) × 1 unit
(TPUa)  Maximum of 16 pulse-input/output possible
 Select from among seven or eight counter-input clock signals for each channel
 Input capture/output compare function
 Output of PWM waveforms in up to 15 phases in PWM mode
 Support for buffered operation, phase-counting mode (two phase encoder input) and
cascade-connected operation (32 bits × 2 channels) depending on the channel.
 PPG output trigger can be generated
 Capable of generating conversion start triggers for the A/D converters
 Digital filtering of signals from the input capture pins
 Event linking by the ELC
Multifunction timer pulse  9 channels (16 bits × 8 channels, 32 bits × 1 channel)
unit (MTU3a)  Maximum of 28 pulse-input/output and 3 pulse-input possible
 Select from among 14 counter-input clock signals for each channel (PCLKA/1, PCLKA/
2, PCLKA/4, PCLKA/8, PCLKA/16, PCLK/A32, PCLKA/64, PCLKA/256, PCLKA/1024,
MTCLKA, MTCLKB, MTCLKC, MTCLKD, MTIOC1A)
14 of the signals are available for channel 0, 11 are available for channels 1, 3, 4, 6 to 8,
12 are available for channel 2, and 10 are available for channel 5.
 Input capture function
 39 output compare/input capture registers
 Counter clear operation (synchronous clearing by compare match/input capture)
 Simultaneous writing to multiple timer counters (TCNT)
 Simultaneous register input/output by synchronous counter operation
 Buffered operation
 Support for cascade-connected operation
 43 interrupt sources
 Automatic transfer of register data
 Pulse output mode
Toggle/PWM/complementary PWM/reset-synchronized PWM
 Complementary PWM output mode
Outputs non-overlapping waveforms for controlling 3-phase inverters
Automatic specification of dead times
PWM duty cycle: Selectable as any value from 0% to 100%
Delay can be applied to requests for A/D conversion.
Non-generation of interrupt requests at peak or trough values of counters can be
selected.
Double buffer configuration
 Reset synchronous PWM mode
Three phases of positive and negative PWM waveforms can be output with desired duty
cycles.
 Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2)
 Counter functionality for dead-time compensation
 Generation of triggers for A/D converter conversion
 A/D converter start triggers can be skipped
 Digital filter function for signals on the input capture and external counter clock pins
 PPG output trigger can be generated
 Event linking by the ELC
Port output enable 3  Control of the high-impedance state of the MTU3 waveform output pins
(POE3a)  5 pins for input from signal sources: POE0#, POE4#, POE8#, POE10#, POE11#
 Initiation on detection of short-circuited outputs (detection of simultaneous PWM output
to the active level)
 Initiation by oscillation-stoppage detection or software
 Additional programming of output control target pins is enabled
Programmable pulse  (4 bits × 4 groups) × 2 units
generator (PPG)  Pulse output with the MTU3 or TPU output as a trigger
 Maximum of 32 pulse-output possible

R01DS0276EJ0230 Rev.2.30 Page 6 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (6/10)

Classification Module/Function Description
Timers 8-bit timers (TMRb)  (8 bits × 2 channels) × 2 units
 Select from among seven internal clock signals (PCLKB/1, PCLKB/2, PCLKB/8,
PCLKB/32, PCLKB/64, PCLKB/1024, PCLKB/8192) and one external clock signal
 Capable of output of pulse trains with desired duty cycles or of PWM signals
 The 2 channels of each unit can be cascaded to create a 16-bit timer
 Generation of triggers for A/D converter conversion
 Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12
 Event linking by the ELC
Compare match timer  (16 bits × 2 channels) × 2 units
(CMT)  Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128,
PCLKB/512)
 Event linking by the ELC
Compare match timer W  (32 bits × 1 channel) × 2 units
(CMTW)  Compare-match, input-capture input, and output-comparison output are available.
 Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128,
PCLKB/512)
 Interrupt requests can be output in response to compare-match, input-capture, and
output-comparison events.
 Event linking by the ELC
Realtime clock (RTCd)*4  Clock sources: Main clock, sub clock
 Selection of the 32-bit binary count in time count/second unit possible
 Clock and calendar functions
 Interrupt sources: Alarm interrupt, periodic interrupt, and carry interrupt
 Battery backup operation
 Time-capture facility for three values
 Event linking by the ELC
Watchdog timer (WDTA)  14 bits × 1 channel
 Select from among 6 counter-input clock signals (PCLKB/4, PCLKB/64, PCLKB/128,
PCLKB/512, PCLKB/2048, PCLKB/8192)
Independent watchdog  14 bits × 1 channel
timer (IWDTa)  Counter-input clock: IWDT-dedicated on-chip oscillator
 Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64,
dedicated clock/128, dedicated clock/256
 Window function: The positions where the window starts and ends are specifiable (the
window defines the timing with which refreshing is enabled and disabled).
 Event linking by the ELC
Communication Ethernet controller  Input and output of Ethernet/IEEE 802.3 frames
function (ETHERC)  Transfer at 10 or 100 Mbps
 Full- and half-duplex modes
 MII (Media Independent Interface) or RMII (Reduced Media Independent Interface) as
defined in IEEE 802.3u
 Detection of Magic PacketsTM*1 or output of a “wake-on-LAN” signal (WOL)
 Compliance with flow control as defined in IEEE 802.3x standards
DMA controller for  Alleviation of CPU load by the descriptor control method
Ethernet controller  Transmission FIFO: 2 Kbytes; Reception FIFO: 2 Kbytes
(EDMACa)
USB 2.0 FS host/  Includes a UDC (USB Device Controller) and transceiver for USB 2.0 FS
function module (USBb)  One port
 Compliance with the USB 2.0 specification
 Transfer rate: Full speed (12 Mbps), low speed (1.5 Mbps) (host only)
 Both self-powered mode and bus-powered mode are supported
 OTG (On the Go) operation is possible (low-speed is not supported)
 Incorporates 2 Kbytes of RAM as a transfer buffer
 External pull-up and pull-down resistors are not required

R01DS0276EJ0230 Rev.2.30 Page 7 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (7/10)

Classification Module/Function Description
Communication Serial communications  13 channels (SCIg: 10 channels + SCIh: 1 channel + SCIi: 2 channels)
function interfaces  SCIg, SCIh, SCIi
(SCIg, SCIh, SCIi) Serial communications modes: Asynchronous, clock synchronous, and smart-card
interface
Multi-processor function
On-chip baud rate generator allows selection of the desired bit rate
Choice of LSB-first or MSB-first transfer
Start-bit detection: Level or edge detection is selectable.
Simple I2C
Simple SPI
9-bit transfer mode
Bit rate modulation
Double-speed mode
 SCIg, SCIh
Average transfer rate clock can be input from TMR timers for SCI5, SCI6, and SCI12
Event linking by the ELC (only on channel 5)
 SCIh
Supports the serial communications protocol, which contains the start frame and
information frame
Supports the LIN format
 SCIi
Data can be transmitted or received in sequence by the 16-byte FIFO buffers of the
transmission and reception unit
I2C bus interface (RIICa)  3 channels (only channel 0 can be used in fast-mode plus)
Communication formats
I2C bus format/SMBus format
Supports the multi-master
Max. transfer rate: 1 Mbps (channel 0)
 Event linking by the ELC
CAN module (CAN)  2 channels
 Compliance with the ISO11898-1 specification (standard frame and extended frame)
 32 mailboxes per channel
Serial peripheral  3 channels
interface (RSPIc)  RSPI transfer facility
Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select),
and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four
lines) or clock-synchronous operation (three lines)
Capable of handling serial transfer as a master or slave
 Data formats
Switching between MSB first and LSB first
The number of bits in each transfer can be changed to any number of bits from 8 to 16,
or to 20, 24, or 32 bits.
128-bit buffers for transmission and reception
Up to four frames can be transmitted or received in a single transfer operation (with
each frame having up to 32 bits)
Transit/receive data can be swapped in byte units
 Buffered structure
Double buffers for both transmission and reception
 RSPCK can be stopped with the receive buffer full for master reception.
 Event linking by the ELC
Quad serial peripheral  1 channel
interface (QSPI)  Connectable with serial flash memory equipped with multiple input and output lines (i.e.
for single, dual, or quad operation)
 Programmable bit length and selectable active sense and phase of the clock signal
 Sequential execution of transfer
 LSB or MSB first is selectable

R01DS0276EJ0230 Rev.2.30 Page 8 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (8/10)

Classification Module/Function Description
SD host interface (SDHI)*3  1 channel
 Transfer speed: Supports high-speed mode (25 MB/s) and default speed mode (12.5 MB/s)
 One interface for SD memory and I/O cards (supporting 1- and 4-bit SD buses)
 SD specifications
Part 1: Physical Layer Specification Ver. 3.01 compliant (DDR not supported)
Part E1: SDIO Specification Ver. 3.00
 Error checking: CRC7 for commands and CRC16 for data
 Interrupt requests: Card access interrupt, SDIO access interrupt, card detection
interrupt, SD buffer access interrupt
 DMA transfer requests: SD_BUF write and SD_BUF read
 Support for card detection and write protection
SD slave interface (SDSI)*3  1 channel
 Compliant with the SDIO Card Specification Ver.2.00 (CSA is not supported)
 1-bit SD/4-bit SD/SPI mode
 SDIO Proprietary command is supported
 SD/SPI Mandatory command is supported
 Interrupt requests: 6
MMC host interface (MMCIF)  1 channel
 Transfer speed: Data transfer mode (30 MB/s), backward compatible mode (25 MB/s)
 Compliant with JEDEC STANDARD JESD84-A441 (DDR is not supported)
 Interface for Multimedia Cards (MMCs)
 Device buses: Support for 1-, 4-, and 8-bit MMC buses
 Interrupt requests: Card detection interrupt, error/timeout interrupt, normal operation
interrupt, MMCIF buffer access interrupt
 DMA transfer requests: CE_DATA write and CE_DATA read
 Support for card detection, boot operation, high priority interrupt (HPI)
Parallel data capture unit (PDC)  1 channel
 Acquisition of synchronization through external 8-bit horizontal and vertical
synchronization signals
 Setting of the image size when clipping of the output for a one-frame image is required
Graphic-LCD controller (GLCDC)  1 channel
 Various data formats and LCD panels are supported
 Superposition of 3 planes (single-color background, graphic 1, graphic 2)
 32- and 16-bpp graphics data and 8-, 4-, and 1-bit CLUT data formats are supported
2D drawing engine (DRW2D)  1 channel
 Vector drawing (straight lines, triangles, and circles)
 Bit blitting (with support for filling, copying, stretching, and rotation)
 Bus master function for input and output of frame buffer data
32-, 16-, and 8-bit pixel graphics data are supported
 Bus master function for input of texture data
Input of texture data (32, 24, 16, 8, 4, 2, or 1 bit) are supported.
Run length encoding is supported
A CLUT is installed and index data can be converted into color data
 Two rendering modes are supported (register mode and display list mode)
 Performance counting
 Interrupts in response to completion of rendering and processing of the display list

R01DS0276EJ0230 Rev.2.30 Page 9 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (9/10)

Classification Module/Function Description
12-bit A/D converter (S12ADFa)  12 bits × 2 units (unit 0: 8 channels; unit 1: 21 channels)
 12-bit resolution (switchable between 8, 10, and 12 bits)
 Conversion time
0.48 μs per channel (for 12-bit conversion)
0.45 μs per channel (for 10-bit conversion)
0.42 μs per channel (for 8-bit conversion)
 Operating mode
Scan mode (single scan mode, continuous scan mode, or 3 group scan mode)
Group priority control (only for 3 group scan mode)
 Sample-and-hold function
Common sample-and-hold circuit included
In addition, channel-dedicated sample-and-hold function (3 channels: in unit 0 only)
included
 Sampling variable
Sampling time can be set up for each channel.
 Digital comparison
Method: Comparison to detect voltages above or below thresholds and window
comparison
Measurement: Comparison of two results of conversion or comparison of a value in the
comparison register and a result of conversion
 Self-diagnostic function
The self-diagnostic function internally generates three analog input voltages
(unit 0: VREFL0, VREFH0 × 1/2, VREFH0; unit 1: AVSS1, AVCC1 × 1/2, AVCC1)
 Double trigger mode (A/D conversion data duplicated)
 Detection of analog input disconnection
 Three ways to start A/D conversion
Software trigger, timer (MTU3, TMR, TPU) trigger, external trigger
 Event linking by the ELC
12-bit D/A converter (R12DA)  2 channels
 12-bit resolution
 Output voltage: 0.2 V to AVCC1 – 0.2 V (buffered output), 0 V to AVCC1 (unbuffered
output)
 Buffered output or unbuffered output can be selected.
 Event linking by the ELC
Temperature sensor  1 channel
 Relative precision: ± 1°C
 The voltage of the temperature is converted into a digital value by the 12-bit A/D
converter (unit 1).
Safety Memory protection unit  Protection area: Eight areas (max.) can be specified in the range from 0000 0000h to
(MPU) FFFF FFFFh.
 Minimum protection unit: 16 bytes
 Reading from, writing to, and enabling the execution access can be specified for each
area.
 An access exception occurs when the detected access is not in the permitted area.
Trusted Memory (TM)  Programs in the TM target area in the code flash memory are protected against reading
Function  Instruction fetching by the CPU is the only form of access to these areas when the TM
function is enabled.
Register write protection  Protects important registers from being overwritten for in case a program runs out of
function control.
CRC calculator (CRCA)  Generation of CRC codes for 8-/32-bit data
8-bit data
Selectable from the following three polynomials
X8 + X2 + X + 1, X16 + X15 + X2 + 1, X16 + X12 + X5 + 1
32-bit data
Selectable from the following two polynomials
X32 + X26 + X23 + X22 + X16+ X12 + X11 + X10 + X8+ X7 + X5 + X4 + X2+ X + 1,
X32 + X28 + X27 + X26 + X25 + X23 + X22 + X20 + X19 + X18 + X14 + X13 + X11 + X10 + X9 +
X8 + X6 + 1
 Generation of CRC codes for use with LSB-first or MSB-first communications is
selectable
Main clock oscillation  Main clock oscillation stop detection: Available
stop detection

R01DS0276EJ0230 Rev.2.30 Page 10 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.1 Outline of Specifications (10/10)

Classification Module/Function Description
Safety Clock frequency  Monitors the clock output from the main clock oscillator, sub-clock oscillator, low- and
accuracy measurement high-speed on-chip oscillators, IWDT-dedicated on-chip oscillator, and PCLKB, and
circuit (CAC) generates interrupts when the setting range is exceeded.
Data operation circuit  The function to compare, add, or subtract 16-bit data
(DOC)
Encryption AESa*2  Key lengths: 128, 192, and 256 bits
function  Support for CFB, OFB, and CMAC operating modes
 Speed of calculations:
128-bit key length in 22 cycles
192-bit key length in 26 cycles
256-bit key length in 30 cycles
 Compliant with FIPS PUB 197
True random number  Length of random numbers: 16 bits
generator (RNG)*2  Generation of random-number-generated interrupts after a number is generated
 Random number generation time: 1.9 ms (typ)
Trusted Secure IP  Security algorithm
(TSIP)*2 Common key encryption: AES (compliant with NIST FIPS PUB 197), 3DES, ARC4
Non-common key encryption: RSA
 Other features
TRNG (true-random number generator)
Hash value generation: SHA1, SHA224, SHA256, GHASH
Prevention from illicit copying of a key
Operating frequency Up to 120 MHz
Power supply voltage VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7  VREFH0  AVCC0,
VBATT = 2.0 to 3.6 V
Operating temperature D-version: –40 to +85°C
G-version: –40 to +105°C*5
Package 177-pin TFLGA (PTLG0177KA-A)
176-pin LFBGA (PLBG0176GA-A)
176-pin LFQFP (PLQP0176KB-A)
145-pin TFLGA (PTLG0145KA-A)
144-pin LFQFP (PLQP0144KA-B)
100-pin TFLGA (PTLG0100JA-A)
100-pin LFQFP (PLQP0100KB-B)
64-pin TFBGA (PTBG0064KB-A)
64-pin LFQFP (PLQP0064KB-C)
Debugging interface JTAG and FINE interfaces
Note 1. Magic PacketTM is a registered trademark of Advanced Micro Devices, Inc.
Note 2. The product part number differs according to whether or not the MCU includes the encryption function.
Note 3. The product part number differs according to whether or not the MCU includes an SDHI (SD host interface)/SDSI (SD slave
interface) (products with 1 Mbyte of code flash memory or less).
Note 4. When the realtime clock is not used, initialize the registers in the time clock according to description in section 31.6.7,
Initialization Procedure When the Realtime Clock is Not to be Used in the User’s Manual: Hardware.
Note 5. Please contact us if you are using a G-version product.

R01DS0276EJ0230 Rev.2.30 Page 11 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.2 Code Flash Memory Capacity and Comparison of Functions for Different Packages (1/2)
Products Products with 1 Mbyte of code Products with at least 1.5 Mbytes of code
flash memory or less flash memory
Package 145 Pins, 177 Pins, 145 Pins,
100 Pins 64 Pins 100 Pins 64 Pins
Functions 144 Pins 176 Pins 144 Pins
Code Flash Code Flash Memory Capacity 512 Kbytes/768 Kbytes
1.5 Mbytes/2 Mbytes
Memory /1 Mbyte
Dual bank function Not available Available
BGO function Not available Available
Data Flash Memory Not available 32 Kbytes
RAM 640 Kbytes
256 Kbytes
(256 Kbytes + 384 Kbytes of expansion RAM)
External bus External bus width Not 32/16/8 Not
16/8 bits 16/8 bits
available bits available
SDRAM area controller Available Not available Available Not available
DMA DMA controller Ch. 0 to 7
Data transfer controller Available
EXDMA controller Ch. 0 and 1 Not Ch. 0 and 1 Not
available available
Timers 16-bit timer pulse unit Ch. 0 to 5
Multi-function timer pulse unit 3 Ch. 0 to 8
Port output enable 3 Available
Programmable pulse generator Ch. 0 and 1 Not Ch. 0 and 1 Not
available available
8-bit timers Ch. 0 to 3
Compare match timer Ch. 0 to 3
Compare match timer W Ch. 0 and 1
Realtime clock Available
Watchdog timer Available
Independent watchdog timer Available
Communication Ethernet controller Ch. 0 (only for Not Ch. 0 (only for RX65N group) Not
function RX65N group) available available
DMA Controller for the Ethernet Ch. 0 (only for Not Ch. 0 (only for RX65N group) Not
Controller RX65N group) available available
USB 2.0 FS host/function Ch. 0 Ch. 0*1 Ch. 0 Ch. 0*1
module
Serial communications Ch. 0 to 9 Ch. 0 to Ch. 1 to Ch. 0 to 9 Ch. 0 to Ch. 1 to
interfaces (SCIg) 3, 5, 6, 8 3, 5, 8 3, 5, 6, 8 3, 5, 8
and 9 and 9 and 9 and 9
Serial communications Ch. 12
interfaces (SCIh)
Serial communications Ch. 10 and 11
interfaces (SCIi)
I2C bus interfaces Ch. 0 and 2 Ch. 0 to 2 Ch. 0 and
2
Serial peripheral interface Ch. 0 to 2 Ch. 0 and Ch. 0 to 2 Ch. 0 and
1 1
CAN module Ch. 0 and 1 Not Ch. 0 and 1 Not
available available
Quad serial peripheral interface Ch. 0
SD host interface Available
SD slave interface Available Not Available Not
available available

R01DS0276EJ0230 Rev.2.30 Page 12 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.2 Code Flash Memory Capacity and Comparison of Functions for Different Packages (2/2)
Products Products with 1 Mbyte of code Products with at least 1.5 Mbytes of code
flash memory or less flash memory
Package 145 Pins, 177 Pins, 145 Pins,
100 Pins 64 Pins 100 Pins 64 Pins
Functions 144 Pins 176 Pins 144 Pins
Communication MMC host interface Available Not Available Not
function available available
Parallel data capture unit Available Not available Available Not available
Graphics Graphic-LCD controller Not available Available Not
available
2D drawing engine Not available Available Not
available
12-bit A/D converter AN000 to AN000 to AN000 to AN000 to 007 AN000 to AN000 to
007 (unit 007 003 (unit 0: 8 channels) 007 003
0: 8 (unit 0: 8 (unit 0: 4 AN100 to 120 (unit 0: 8 (unit 0: 4
channels) channels) channels) (unit 1: 21 channels) channels) channels)
AN100 to AN100 to AN106, AN100 to AN106,
120 113 107, 110 113 107, 110
(unit 1: (unit 1: to 113 (unit 1: to 113
21 14 (unit 1: 6 14 (unit 1: 6
channels) channels) channels) channels) channels)
12-bit D/A converter Ch. 0 and 1 Ch. 1*2 Ch. 0 and 1 Ch. 1*2
Temperature sensor Available
CRC calculator Available
Data operation circuit Available
Clock frequency accuracy measurement circuit Available
Encryption AES Available*3 Incorporated in the Trusted Secure IP
RNG Available*3 Incorporated in the Trusted Secure IP
Trusted Secure IP Not available Available
Event link controller Available
Off-board programming Available Not avail- Available Not avail-
(parallel programmer mode) able able
Note 1. Only supports the function controller.
Note 2. Not provided on the 64-pin TFBGA.
Note 3. Regarding the public release of this module, an exchange of non-disclosure agreement is necessary. For details, contact your
Renesas sales agency.

R01DS0276EJ0230 Rev.2.30 Page 13 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no.

Table 1.3 List of Products (1/9)

R5F565NCDDFC PLQP0176KB-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NCHDFC PLQP0176KB-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565NEDDFB PLQP0144KA-B 2M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NEHDFB PLQP0144KA-B 2M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565NCDDFB PLQP0144KA-B 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NCHDFB PLQP0144KA-B 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565N9ADFB PLQP0144KA-B 1M 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N9BDFB PLQP0144KA-B 1M 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N9EDFB PLQP0144KA-B 1M 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N9FDFB PLQP0144KA-B 1M 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565N7ADFB PLQP0144KA-B 768 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N7BDFB PLQP0144KA-B 768 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N7EDFB PLQP0144KA-B 768 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N7FDFB PLQP0144KA-B 768 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565N4ADFB PLQP0144KA-B 512 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N4BDFB PLQP0144KA-B 512 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N4EDFB PLQP0144KA-B 512 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N4FDFB PLQP0144KA-B 512 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565NEDDFP PLQP0100KB-B 2M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NEHDFP PLQP0100KB-B 2M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565NCDDFP PLQP0100KB-B 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NCHDFP PLQP0100KB-B 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565N9ADFP PLQP0100KB-B 1M 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N9BDFP PLQP0100KB-B 1M 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N9EDFP PLQP0100KB-B 1M 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N9FDFP PLQP0100KB-B 1M 256 K Not 120 MHz Available Available Not –40 to +85
included available

R01DS0276EJ0230 Rev.2.30 Page 14 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.3 List of Products (2/9)

Code Flash Data Flash
Memory RAM Memory Operating Operating
Capacity Capacity Capacity Frequency Encryption tempera-
Group Part No. Package (byte(s)) (byte(s)) (byte(s)) (Max.) Module SDHI/SDSI Dual bank ture (°C)
RX65N R5F565N7ADFP PLQP0100KB-B 768 K 256 K Not 120 MHz Not Not Not –40 to +85
(D ver- included available available available
sion)
R5F565N7BDFP PLQP0100KB-B 768 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N7EDFP PLQP0100KB-B 768 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N7FDFP PLQP0100KB-B 768 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565N4ADFP PLQP0100KB-B 512 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N4BDFP PLQP0100KB-B 512 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N4EDFP PLQP0100KB-B 512 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N4FDFP PLQP0100KB-B 512 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565NEDDBG PLBG0176GA-A 2 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NEHDBG PLBG0176GA-A 2 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565NCDDBG PLBG0176GA-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NCHDBG PLBG0176GA-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565NEDDLC PTLG0177KA-A 2M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NEHDLC PTLG0177KA-A 2M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565NCDDLC PTLG0177KA-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NCHDLC PTLG0177KA-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565NEDDLK PTLG0145KA-A 2M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NEHDLK PTLG0145KA-A 2M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565NCDDLK PTLG0145KA-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NCHDLK PTLG0145KA-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565N9ADLK PTLG0145KA-A 1M 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N9BDLK PTLG0145KA-A 1M 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N9EDLK PTLG0145KA-A 1M 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N9FDLK PTLG0145KA-A 1M 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565N7ADLK PTLG0145KA-A 768 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N7BDLK PTLG0145KA-A 768 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N7EDLK PTLG0145KA-A 768 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N7FDLK PTLG0145KA-A 768 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565N4ADLK PTLG0145KA-A 512 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N4BDLK PTLG0145KA-A 512 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available

R01DS0276EJ0230 Rev.2.30 Page 15 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.3 List of Products (3/9)

R5F565NCDDLJ PTLG0100JA-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F565NCHDLJ PTLG0100JA-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F565N9ADLJ PTLG0100JA-A 1M 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N9BDLJ PTLG0100JA-A 1M 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N9EDLJ PTLG0100JA-A 1M 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N9FDLJ PTLG0100JA-A 1M 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565N7ADLJ PTLG0100JA-A 768 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N7BDLJ PTLG0100JA-A 768 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N7EDLJ PTLG0100JA-A 768 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N7FDLJ PTLG0100JA-A 768 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F565N4ADLJ PTLG0100JA-A 512 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F565N4BDLJ PTLG0100JA-A 512 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F565N4EDLJ PTLG0100JA-A 512 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F565N4FDLJ PTLG0100JA-A 512 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
RX65N R5F565NEDGFC PLQP0176KB-A 2M 640 K 32 K 120 MHz Not Available Available –40 to +105
(G ver- available
sion)
R5F565NEHGFC PLQP0176KB-A 2M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F565NCDGFC PLQP0176KB-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F565NCHGFC PLQP0176KB-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F565NEDGFB PLQP0144KA-B 2M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F565NEHGFB PLQP0144KA-B 2M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F565NCDGFB PLQP0144KA-B 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F565NCHGFB PLQP0144KA-B 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F565N9AGFB PLQP0144KA-B 1M 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F565N9BGFB PLQP0144KA-B 1M 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F565N9EGFB PLQP0144KA-B 1M 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F565N9FGFB PLQP0144KA-B 1M 256 K Not 120 MHz Available Available Not –40 to +105
included available

R01DS0276EJ0230 Rev.2.30 Page 16 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.3 List of Products (4/9)

Code Flash Data Flash
Memory RAM Memory Operating Operating
Capacity Capacity Capacity Frequency Encryption tempera-
Group Part No. Package (byte(s)) (byte(s)) (byte(s)) (Max.) Module SDHI/SDSI Dual bank ture (°C)
RX65N R5F565N7AGFB PLQP0144KA-B 768 K 256 K Not 120 MHz Not Not Not –40 to +105
(G ver- included available available available
sion)
R5F565N7BGFB PLQP0144KA-B 768 K 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F565N7EGFB PLQP0144KA-B 768 K 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F565N7FGFB PLQP0144KA-B 768 K 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F565N4AGFB PLQP0144KA-B 512 K 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F565N4BGFB PLQP0144KA-B 512 K 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F565N4EGFB PLQP0144KA-B 512 K 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F565N4FGFB PLQP0144KA-B 512 K 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F565NEDGFP PLQP0100KB-B 2M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F565NEHGFP PLQP0100KB-B 2M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F565NCDGFP PLQP0100KB-B 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F565NCHGFP PLQP0100KB-B 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F565N9AGFP PLQP0100KB-B 1M 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F565N9BGFP PLQP0100KB-B 1M 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F565N9EGFP PLQP0100KB-B 1M 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F565N9FGFP PLQP0100KB-B 1M 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F565N7AGFP PLQP0100KB-B 768 K 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F565N7BGFP PLQP0100KB-B 768 K 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F565N7EGFP PLQP0100KB-B 768 K 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F565N7FGFP PLQP0100KB-B 768 K 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F565N4AGFP PLQP0100KB-B 512 K 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F565N4BGFP PLQP0100KB-B 512 K 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F565N4EGFP PLQP0100KB-B 512 K 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F565N4FGFP PLQP0100KB-B 512 K 256 K Not 120 MHz Available Available Not –40 to +105
included available

R01DS0276EJ0230 Rev.2.30 Page 17 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.3 List of Products (5/9)

R5F5651CDDFC PLQP0176KB-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651CHDFC PLQP0176KB-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F5651EDDFB PLQP0144KA-B 2M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651EHDFB PLQP0144KA-B 2M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F5651CDDFB PLQP0144KA-B 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651CHDFB PLQP0144KA-B 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F56519ADFB PLQP0144KA-B 1M 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56519BDFB PLQP0144KA-B 1M 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F56519EDFB PLQP0144KA-B 1M 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F56519FDFB PLQP0144KA-B 1M 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F56517ADFB PLQP0144KA-B 768 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56517BDFB PLQP0144KA-B 768 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F56517EDFB PLQP0144KA-B 768 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F56517FDFB PLQP0144KA-B 768 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F56514ADFB PLQP0144KA-B 512 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56514BDFB PLQP0144KA-B 512 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F56514EDFB PLQP0144KA-B 512 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F56514FDFB PLQP0144KA-B 512 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F5651EDDFP PLQP0100KB-B 2M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651EHDFP PLQP0100KB-B 2M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F5651CDDFP PLQP0100KB-B 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651CHDFP PLQP0100KB-B 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F56519ADFP PLQP0100KB-B 1M 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56519BDFP PLQP0100KB-B 1M 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F56519EDFP PLQP0100KB-B 1M 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F56519FDFP PLQP0100KB-B 1M 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F56517ADFP PLQP0100KB-B 768 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56517BDFP PLQP0100KB-B 768 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available

R01DS0276EJ0230 Rev.2.30 Page 18 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.3 List of Products (6/9)

R5F5651CDDFM PLQP0064KB-C 1.5 M 640 K 32 K 120 MHz Not Available*1 Available –40 to +85
available
R5F5651CHDFM PLQP0064KB-C 1.5 M 640 K 32 K 120 MHz Available Available*1 Available –40 to +85

R5F56519BDFM PLQP0064KB-C 1M 256 K Not 120 MHz Not Available*1 Not –40 to +85
included available available
R5F56519FDFM PLQP0064KB-C 1M 256 K Not 120 MHz Available Available*1 Not –40 to +85
included available
R5F56517BDFM PLQP0064KB-C 768 K 256 K Not 120 MHz Not Available*1 Not –40 to +85
included available available
R5F56517FDFM PLQP0064KB-C 768 K 256 K Not 120 MHz Available Available*1 Not –40 to +85
included available
R5F56514BDFM PLQP0064KB-C 512 K 256 K Not 120 MHz Not Available*1 Not –40 to +85
included available available
R5F56514FDFM PLQP0064KB-C 512 K 256 K Not 120 MHz Available Available*1 Not –40 to +85
included available
R5F5651EDDBG PLBG0176GA-A 2 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651EHDBG PLBG0176GA-A 2 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F5651CDDBG PLBG0176GA-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651CHDBG PLBG0176GA-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F5651EDDBP PTBG0064KB-A 2M 640 K 32 K 120 MHz Not Available*1 Available –40 to +85
available
R5F5651EHDBP PTBG0064KB-A 2M 640 K 32 K 120 MHz Available Available*1 Available –40 to +85

R5F5651CDDBP PTBG0064KB-A 1.5 M 640 K 32 K 120 MHz Not Available*1 Available –40 to +85
available
R5F5651CHDBP PTBG0064KB-A 1.5 M 640 K 32 K 120 MHz Available Available*1 Available –40 to +85

R5F56519BDBP PTBG0064KB-A 1M 256 K Not 120 MHz Not Available*1 Not –40 to +85
included available available
R5F56519FDBP PTBG0064KB-A 1M 256 K Not 120 MHz Available Available*1 Not –40 to +85
included available
R5F56517BDBP PTBG0064KB-A 768 K 256 K Not 120 MHz Not Available*1 Not –40 to +85
included available available
R5F56517FDBP PTBG0064KB-A 768 K 256 K Not 120 MHz Available Available*1 Not –40 to +85
included available
R5F56514BDBP PTBG0064KB-A 512 K 256 K Not 120 MHz Not Available*1 Not –40 to +85
included available available
R5F56514FDBP PTBG0064KB-A 512 K 256 K Not 120 MHz Available Available*1 Not –40 to +85
included available

R01DS0276EJ0230 Rev.2.30 Page 19 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.3 List of Products (7/9)

R5F5651CDDLC PTLG0177KA-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651CHDLC PTLG0177KA-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F5651EDDLK PTLG0145KA-A 2M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651EHDLK PTLG0145KA-A 2M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F5651CDDLK PTLG0145KA-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651CHDLK PTLG0145KA-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F56519ADLK PTLG0145KA-A 1M 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56519BDLK PTLG0145KA-A 1M 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F56519EDLK PTLG0145KA-A 1M 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F56519FDLK PTLG0145KA-A 1M 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F56517ADLK PTLG0145KA-A 768 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56517BDLK PTLG0145KA-A 768 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F56517EDLK PTLG0145KA-A 768 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F56517FDLK PTLG0145KA-A 768 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F56514ADLK PTLG0145KA-A 512 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56514BDLK PTLG0145KA-A 512 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F56514EDLK PTLG0145KA-A 512 K 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F56514FDLK PTLG0145KA-A 512 K 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F5651EDDLJ PTLG0100JA-A 2M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651EHDLJ PTLG0100JA-A 2M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F5651CDDLJ PTLG0100JA-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +85
available
R5F5651CHDLJ PTLG0100JA-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +85

R5F56519ADLJ PTLG0100JA-A 1M 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56519BDLJ PTLG0100JA-A 1M 256 K Not 120 MHz Not Available Not –40 to +85
included available available
R5F56519EDLJ PTLG0100JA-A 1M 256 K Not 120 MHz Available Not Not –40 to +85
included available available
R5F56519FDLJ PTLG0100JA-A 1M 256 K Not 120 MHz Available Available Not –40 to +85
included available
R5F56517ADLJ PTLG0100JA-A 768 K 256 K Not 120 MHz Not Not Not –40 to +85
included available available available
R5F56517BDLJ PTLG0100JA-A 768 K 256 K Not 120 MHz Not Available Not –40 to +85
included available available

R01DS0276EJ0230 Rev.2.30 Page 20 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.3 List of Products (8/9)

R5F5651CDGFC PLQP0176KB-A 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F5651CHGFC PLQP0176KB-A 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F5651EDGFB PLQP0144KA-B 2M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F5651EHGFB PLQP0144KA-B 2M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F5651CDGFB PLQP0144KA-B 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F5651CHGFB PLQP0144KA-B 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F56519AGFB PLQP0144KA-B 1M 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F56519BGFB PLQP0144KA-B 1M 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F56519EGFB PLQP0144KA-B 1M 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F56519FGFB PLQP0144KA-B 1M 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F56517AGFB PLQP0144KA-B 768 K 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F56517BGFB PLQP0144KA-B 768 K 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F56517EGFB PLQP0144KA-B 768 K 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F56517FGFB PLQP0144KA-B 768 K 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F56514AGFB PLQP0144KA-B 512 K 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F56514BGFB PLQP0144KA-B 512 K 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F56514EGFB PLQP0144KA-B 512 K 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F56514FGFB PLQP0144KA-B 512 K 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F5651EDGFP PLQP0100KB-B 2M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F5651EHGFP PLQP0100KB-B 2M 640 K 32 K 120 MHz Available Available Available –40 to +105

R5F5651CDGFP PLQP0100KB-B 1.5 M 640 K 32 K 120 MHz Not Available Available –40 to +105
available
R5F5651CHGFP PLQP0100KB-B 1.5 M 640 K 32 K 120 MHz Available Available Available –40 to +105

R01DS0276EJ0230 Rev.2.30 Page 21 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.3 List of Products (9/9)

Code Flash Data Flash
Memory RAM Memory Operating Operating
Capacity Capacity Capacity Frequency Encryption tempera-
Group Part No. Package (byte(s)) (byte(s)) (byte(s)) (Max.) Module SDHI/SDSI Dual bank ture (°C)
RX651 R5F56519AGFP PLQP0100KB-B 1M 256 K Not 120 MHz Not Not Not –40 to +105
(G ver- included available available available
sion)
R5F56519BGFP PLQP0100KB-B 1M 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F56519EGFP PLQP0100KB-B 1M 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F56519FGFP PLQP0100KB-B 1M 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F56517AGFP PLQP0100KB-B 768 K 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F56517BGFP PLQP0100KB-B 768 K 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F56517EGFP PLQP0100KB-B 768 K 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F56517FGFP PLQP0100KB-B 768 K 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F56514AGFP PLQP0100KB-B 512 K 256 K Not 120 MHz Not Not Not –40 to +105
included available available available
R5F56514BGFP PLQP0100KB-B 512 K 256 K Not 120 MHz Not Available Not –40 to +105
included available available
R5F56514EGFP PLQP0100KB-B 512 K 256 K Not 120 MHz Available Not Not –40 to +105
included available available
R5F56514FGFP PLQP0100KB-B 512 K 256 K Not 120 MHz Available Available Not –40 to +105
included available
R5F5651EDGFM PLQP0064KB-C 2M 640 K 32 K 120 MHz Not Available*1 Available –40 to +105
available
R5F5651EHGFM PLQP0064KB-C 2M 640 K 32 K 120 MHz Available Available*1 Available –40 to +105

R5F5651CDGFM PLQP0064KB-C 1.5 M 640 K 32 K 120 MHz Not Available*1 Available –40 to +105
available
R5F5651CHGFM PLQP0064KB-C 1.5 M 640 K 32 K 120 MHz Available Available*1 Available –40 to +105

R5F56519BGFM PLQP0064KB-C 1M 256 K Not 120 MHz Not Available*1 Not –40 to +105
included available available
R5F56519FGFM PLQP0064KB-C 1M 256 K Not 120 MHz Available Available*1 Not –40 to +105
included available
R5F56517BGFM PLQP0064KB-C 768 K 256 K Not 120 MHz Not Available*1 Not –40 to +105
included available available
R5F56517FGFM PLQP0064KB-C 768 K 256 K Not 120 MHz Available Available*1 Not –40 to +105
included available
R5F56514BGFM PLQP0064KB-C 512 K 256 K Not 120 MHz Not Available*1 Not –40 to +105
included available available
R5F56514FGFM PLQP0064KB-C 512 K 256 K Not 120 MHz Available Available*1 Not –40 to +105
included available
Note 1. Only SDHI is available.

R01DS0276EJ0230 Rev.2.30 Page 22 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

R 5 F 5 6 5 N E H D F C
Package type, number of pins, and pin pitch
FC: LFQFP/176/0.50
BG: LFBGA/176/0.80
LC: TFLGA/177/0.50
FB: LFQFP/144/0.50
LK: TFLGA/145/0.50
FP: LFQFP/100/0.50
LJ: TFLGA/100/0.65
FM: LFQFP/64/0.50
BP: TFBGA/64/0.50

D: Operating peripheral temperature:

–40 to +85°C
G: Operating peripheral temperature:
–40 to +105°C

A: Encryption module not included,

SDHI/SDSI module not included,
dual-bank structure not supported
B: Encryption module not included,
SDHI/SDSI module included,
dual-bank structure not supported
D: Encryption module not included,
SDHI/SDSI module included,
dual-bank structure
E: Encryption module included,
SDHI/SDSI module not included,
dual-bank structure not supported
F: Encryption module included,
SDHI/SDSI module included,
dual-bank structure not supported
H: Encryption module included,
SDHI/SDSI module included,
dual-bank structure

Code flash memory, RAM, and data flash memory capacity

4: 512 Kbytes/256 Kbytes/Not included
7: 768 Kbytes/256 Kbytes/Not included
9: 1 Mbyte/256 Kbytes/Not included
C: 1.5 Mbytes/640 Kbytes/32 Kbytes
E: 2 Mbytes/640 Kbytes/32 Kbytes

Group name
5N: RX65N Group
51: RX651 Group

Series name
RX600 Series

Type of memory
F: Flash memory version

Renesas MCU

Renesas semiconductor product

Figure 1.1 How to Read the Product Part Number

R01DS0276EJ0230 Rev.2.30 Page 23 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

1.3 Block Diagram

Figure 1.2 shows a block diagram.

Encryption functions*1 Standby RAM

AESa QSPI

RNG SDHI*1

Trusted Secure IP MMCIF

PDC
WDTA
IWDTa
Data Flash ELC
SCIi × 2 channels CAC
RSPIc × 3 channels DOC
MTU3a × 9 channels CRCA
ETHERC × 1 channel SCIg × 10 channels
Internal peripheral buses 1 to 6

SCIh × 1 channel
USBb × 1 port
EDMACa × Port 0
1 channel CAN × 2 channels
POE3a Port 1
SDSI*1
TPUa × 6 channels (unit 0) Port 2
GLCDC PPG (unit 0) Port 3
PPG (unit 1)
DRW2D Port 4
Extended TMRb × 2 channels (unit 0)
RAM Port 5
TMRb × 2 channels (unit 1)
Port 6
Internal main bus 2

CMT × 2 channels (unit 0)

CMT × 2 channels (unit 1) Port 7
RAM ICUB
Operand bus

CMTW × 1 channel (unit 0)

Port 8
Instruction bus

CMTW × 1 channel (unit 1)

DTCb
Port 9
RTCd
ROM DMACAa × RIICa × 3 channels Port A
8 channels
12-bit A/D converter × 8 channels (unit 0) Port B
12-bit A/D converter × 21 channels (unit 1) Port C
RX CPU 12-bit D/A converter × 2 channels
Internal main bus 1

Port D
MPU
Temperature sensor
Port E
Clock EXDMACa
generation Port F
circuit
BSC External bus Port G

Port J

ETHERC: Ethernet controller PDC: Parallel data capture unit

EDMACa: DMA controller for ethernet controller CAN: CAN module
ICUB: Interrupt controller MTU3a: Multi-function timer pulse unit 3
DTCb Data transfer controller POE3a: Port output enable 3
DMACAa: DMA controller TPUa: 16-bit timer pulse unit
EXDMACa: EXDMA controller PPG: Programmable pulse generator
BSC: Bus controller TMRb: 8-bit timer
WDTA: Watchdog timer CMT: Compare match timer
IWDTa: Independent watchdog timer CMTW: Compare match timer W
CRCA: CRC (cyclic redundancy check) calculator RTCd: Realtime clock
SCIg, SCIh, SCIi: Serial communications interface RIICa: I2C bus interface
USBb: USB2.0 FS host/function module DOC: Data operation circuit
RSPIc: Serial peripheral interface CAC: Clock frequency accuracy measurement circuit
MPU: Memory protection unit AESa: AES*1
QSPI: Quad serial peripheral interface RNG: True random number generator*1
SDHI: SD host interface*1 GLCDC: Graphic-LCD controller
SDSI: SD slave interface*1 DRW2D: 2D drawing engine
MMCIF: MMC host interface Trusted Secure IP: Encryption engine*1
Note 1. Optional

Figure 1.2 Block Diagram

R01DS0276EJ0230 Rev.2.30 Page 24 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/8)

Classifications Pin Name I/O Description
Digital power supply VCC Input Power supply pin. Connect this pin to the system power supply.
Connect the pin to VSS via a 0.1-μF multilayer ceramic
capacitor. The capacitor should be placed close to the pin.
VCL Input Connect this pin to VSS via a 0.22-μF multilayer ceramic
capacitor. The capacitor should be placed close to the pin.
VSS Input Ground pin. Connect it to the system power supply (0 V).
VBATT Input Backup power pin
Clock XTAL Output Pins for a crystal resonator. An external clock signal can be
input through the EXTAL pin.
EXTAL Input
BCLK Output Outputs the external bus clock for external devices.
SDCLK Output Outputs the SDRAM-dedicated clock.
XCOUT Output Input/output pins for the sub clock oscillator. Connect a crystal
resonator between XCOUT and XCIN.
XCIN Input
Clock frequency accuracy CACREF Input Reference clock input pin for the clock frequency accuracy
measurement measurement circuit
Operating mode control MD Input Pin for setting the operating mode. The signal level on this pin
must not be changed during operation.
UB Input USB boot mode enable pin
UPSEL Input Selects the power supply method in USB boot mode.
The low level selects self-powered mode and the high level
selects bus-powered mode.
System control RES# Input Reset signal input pin. This LSI enters the reset state when this
signal goes low.
EMLE Input Input pin for the on-chip emulator enable signal. When the on-
chip emulator is used, this pin should be driven high. When not
used, it should be driven low.
BSCANP Input Boundary scan enable pin. Boundary scan is enabled when this
pin goes high. When not used, it should be driven low.
On-chip emulator FINED I/O Fine interface pin
TRST# Input On-chip emulator or boundary scan pins. When the EMLE pin is
driven high, these pins are dedicated for the on-chip emulator.
TMS Input
TDI Input
TCK Input
TDO Output
TRCLK Output This pin outputs the clock for synchronization with the trace
data.
TRSYNC Output These pins indicate that output from the TRDATA0 to TRDATA7
TRSYNC1 pins is valid.
TRDATA0 Output These pins output the trace information.
TRDATA1
TRDATA2
TRDATA3
TRDATA4
TRDATA5
TRDATA6
TRDATA7
Address bus A0 to A23 Output Output pins for the address
Data bus D0 to D31 I/O Input and output pins for the bidirectional data bus

R01DS0276EJ0230 Rev.2.30 Page 25 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.4 Pin Functions (2/8)

Classifications Pin Name I/O Description
Multiplexed bus A0/D0 to A15/D15 I/O Address/data multiplexed bus
Bus control RD# Output Strobe signal which indicates that reading from the external bus
interface space is in progress
WR# Output Strobe signal which indicates that writing to the external bus
interface space is in progress, in 1-write strobe mode
WR0# to WR3# Output Strobe signals which indicate that either group of data bus pins
(D7 to D0, D15 to D8, D23 to D16 and D31 to D24) is valid in
writing to the external bus interface space, in byte strobe mode
BC0# to BC3# Output Strobe signals which indicate that either group of data bus pins
(D7 to D0, D15 to D8, D23 to D16 and D31 to D24) is valid in
access to the external bus interface space, in 1-write strobe
mode
ALE Output Address latch signal when address/data multiplexed bus is
selected
WAIT# Input Input pin for wait request signals in access to the external space
CS0# to CS7# Output Select signals for CS areas
CKE Output SDRAM clock enable signal
SDCS# Output SDRAM chip select signal
RAS# Output SDRAM row address strobe signal
CAS# Output SDRAM column address strove signal
WE# Output SDRAM write enable pin
DQM0 to DQM3 Output SDRAM I/O data mask enable signals
EXDMA controller EDREQ0, EDREQ1 Input External DMA transfer request pins
EDACK0, EDACK1 Output Single address transfer acknowledge signals
Interrupt NMI Input Non-maskable interrupt request pin
IRQ0 to IRQ15, IRQ0-DS to Input Maskable interrupt request pins
IRQ15-DS
Multi-function timer pulse MTIOC0A, MTIOC0B, I/O The TGRA0 to TGRD0 input capture input/output compare
unit 3 MTIOC0C, MTIOC0D output/PWM output pins
MTIOC1A, MTIOC1B I/O The TGRA1 and TGRB1 input capture input/output compare
output/PWM output pins
MTIOC2A, MTIOC2B I/O The TGRA2 and TGRB2 input capture input/output compare
output/PWM output pins
MTIOC3A, MTIOC3B, I/O The TGRA3 to TGRD3 input capture input/output compare
MTIOC3C, MTIOC3D output/PWM output pins
MTIOC4A, MTIOC4B, I/O The TGRA4 to TGRD4 input capture input/output compare
MTIOC4C, MTIOC4D output/PWM output pins
MTIC5U, MTIC5V, MTIC5W Input The TGRU5, TGRV5, and TGRW5 input capture input/dead
time compensation input pins
MTIOC6A, MTIOC6B, I/O The TGRA6 to TGRD6 input capture input/output compare
MTIOC6C, MTIOC6D output/PWM output pins
MTIOC7A, MTIOC7B, I/O The TGRA7 to TGRD7 input capture input/output compare
MTIOC7C, MTIOC7D output/PWM output pins
MTIOC8A, MTIOC8B, I/O The TGRA8 to TGRD8 input capture input/output compare
MTIOC8C, MTIOC8D output/PWM output pins
MTCLKA, MTCLKB, Input Input pins for external clock signals or for phase counting mode
MTCLKC, MTCLKD clock signals
Port output enable 3 POE0#, POE4#, POE8#, Input Input pins for request signals to place the MTU in the high
POE10#, POE11# impedance state

R01DS0276EJ0230 Rev.2.30 Page 26 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.4 Pin Functions (3/8)

Classifications Pin Name I/O Description
16-bit timer pulse unit TIOCA0, TIOCB0, I/O The TGRA0 to TGRD0 input capture input/output compare
TIOCC0, TIOCD0 output/PWM output pins
TIOCA1, TIOCB1 I/O The TGRA1 and TGRB1 input capture input/output compare
output/PWM output pins
TIOCA2, TIOCB2 I/O The TGRA2 and TGRB2 input capture input/output compare
output/PWM output pins
TIOCA3, TIOCB3, I/O The TGRA3 to TGRD3 input capture input/output compare
TIOCC3, TIOCD3 output/PWM output pins
TIOCA4, TIOCB4 I/O The TGRA4 and TGRB4 input capture input/output compare
output/PWM output pins
TIOCA5, TIOCB5 I/O The TGRA5 and TGRB5 input capture input/output compare
output/PWM output pins
TCLKA, TCLKB, Input Input pins for external clock signals or for phase counting mode
TCLKC, TCLKD clock signals
Programmable pulse PO0 to PO31 Output Output pins for the pulse signals
generator
8-bit timer TMO0 to TMO3 Output Compare match output pins
TMCI0 to TMCI3 Input Input pins for external clocks to be input to the counter
TMRI0 to TMRI3 Input Input pins for the counter reset
Compare match timer W TIC0 to TIC3 Input Input pins for CMTW
TOC0 to TOC3 Output Output pins for CMTW
Serial communications  Asynchronous mode/clock synchronous mode
interface (SCIg)
SCK0 to SCK9 I/O Input/output pins for the clock
RXD0 to RXD9 Input Input pins for received data
TXD0 to TXD9 Output Output pins for transmitted data
CTS0# to CTS9# Input Input pins for controlling the start of transmission and reception
RTS0# to RTS9# Output Output pins for controlling the start of transmission and
reception
 Simple I2C mode
SSCL0 to SSCL9 I/O Input/output pins for the I2C clock
SSDA0 to SSDA9 I/O Input/output pins for the I2C data
 Simple SPI mode
SCK0 to SCK9 I/O Input/output pins for the clock
SMISO0 to SMISO9 I/O Input/output pins for slave transmission of data
SMOSI0 to SMOSI9 I/O Input/output pins for master transmission of data
SS0# to SS9# Input Chip-select input pins

R01DS0276EJ0230 Rev.2.30 Page 27 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.4 Pin Functions (4/8)

Classifications Pin Name I/O Description
Serial communications  Asynchronous mode/clock synchronous mode
interface (SCIh)
SCK12 I/O Input/output pin for the clock
RXD12 Input Input pin for received data
TXD12 Output Output pin for transmitted data
CTS12# Input Input pin for controlling the start of transmission and reception
RTS12# Output Output pin for controlling the start of transmission and reception
 Simple I2C mode
SSCL12 I/O Input/output pin for the I2C clock
SSDA12 I/O Input/output pin for the I2C data
 Simple SPI mode
SCK12 I/O Input/output pin for the clock
SMISO12 I/O Input/output pin for slave transmission of data
SMOSI12 I/O Input/output pin for master transmission of data
SS12# Input Chip-select input pin
 Extended serial mode
RXDX12 Input Input pin for received data
TXDX12 Output Output pin for transmitted data
SIOX12 I/O Input/output pin for received or transmitted data
Serial communications  Asynchronous mode/clock synchronous mode
interface (SCIi)
SCK10 and SCK11 I/O Input/output pin for the clock
RXD10 and RXD11 Input Input pin for received data
TXD10 and TXD11 Output Output pin for transmitted data
CTS10# and CTS11# Input Input pin for controlling the start of transmission and reception
RTS10# and RTS11# Output Output pin for controlling the start of transmission and reception
 Simple I 2C mode
SSCL10 and SSCL11 I/O Input/output pin for the I2C clock
SSDA10 and SSDA11 I/O Input/output pin for the I2C data
 Simple SPI mode
SCK10 and SCK11 I/O Input/output pin for the clock
SMISO10 and SMISO11 I/O Input/output pin for slave transmission of data
SMOSI10 and SMOSI11 I/O Input/output pin for master transmission of data
SS10# and SS11# Input Chip-select input pin
I2C bus interface SCL0[FM+], SCL1, SCL2, I/O Input/output pins for clocks. Bus can be directly driven by
SCL2-DS the N-channel open drain
SDA0[FM+], SDA1, SDA2, I/O Input/output pins for data. Bus can be directly driven by
SDA2-DS the N-channel open drain

R01DS0276EJ0230 Rev.2.30 Page 28 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.4 Pin Functions (5/8)

Classifications Pin Name I/O Description
Ethernet controller REF50CK0 Input 50-MHz reference clocks. These pins input reference signals for
transmission/reception timings in RMII mode.
RMII0_CRS_DV Input Indicate that there are carrier detection signals and valid
receive data on RMII0_RXD1 and RMII0_RXD0 in RMII mode.
RMII0_TXD0, RMII0_TXD1 Output 2-bit transmit data in RMII mode
RMII0_RXD0, RMII0_RXD1 Input 2-bit receive data in RMII mode
RMII0_TXD_EN Output Output pins for data transmit enable signals in RMII mode
RMII0_RX_ER Input Indicate an error has occurred during reception of data in RMII
mode.
ET0_CRS Input Carrier detection/data reception enable pins
ET0_RX_DV Input Indicate that there are valid receive data on ET0_ERXD3 to
ET0_ERXD0.
ET0_EXOUT Output General-purpose external output pins
ET0_LINKSTA Input Input link status from the PHY-LSI.
ET0_ETXD0 to ET0_ETXD3 Output 4 bits of MII transmit data
ET0_ERXD0 to ET0_ERXD3 Input 4 bits of MII receive data
ET0_TX_EN Output Transmit enable pins. Function as signals indicating that
transmit data is ready on ET0_ETXD3 to ET0_ETXD0.
ET0_TX_ER Output Transmit error pins. Function as signals notifying the PHY-LSI of
an error during transmission.
ET0_RX_ER Input Receive error pins. Function as signals to recognize an error
during reception.
ET0_TX_CLK Input Transmit clock pins. These pins input reference signals for
output timings from ET0_TX_EN, ET0_ETXD3 to ET0_ETXD0,
and ET0_TX_ER.
ET0_RX_CLK Input Receive clock pins. These pins input reference signals for input
timings to ET0_RX_DV, ET0_ERXD3 to ET0_ERXD0, and
ET0_RX_ER.
ET0_COL Input Input collision detection signals.
ET0_WOL Output Receive Magic packets.
ET0_MDC Output Output reference clock signals for information transfer via
ET0_MDIO.
ET0_MDIO I/O Input or output bidirectional signals for exchange of
management information between this MCU and the PHY-LSI.
USB 2.0 host/function VCC_USB Input Power supply pin
module
VSS_USB Input Ground pin
USB0_DP I/O Input or output USB transceiver D+ data.
USB0_DM I/O Input or output USB transceiver D- data.
USB0_EXICEN Output Connect to the OTG power IC.
USB0_ID Input Connect to the OTG power IC.
USB0_VBUSEN Output USB VBUS power enable pins
USB0_OVRCURA/ Input USB overcurrent pins
USB0_OVRCURB
USB0_VBUS Input USB cable connection/disconnection detection input pin
CAN module CRX0, CRX1, CRX1-DS Input Input pins
CTX0, CTX1 Output Output pins

R01DS0276EJ0230 Rev.2.30 Page 29 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.4 Pin Functions (6/8)

Classifications Pin Name I/O Description
Serial peripheral interface RSPCKA-A/RSPCKA-B/ I/O Clock input/output pins
RSPCKB-A/RSPCKB-B/
RSPCKC-A/RSPCKC-B
MOSIA-A/MOSIA-B/ I/O Input or output data output from the master
MOSIB-A/MOSIB-B/
MOSIC-A/MOSIC-B
MISOA-A/MISOA-B/ I/O Input or output data output from the slave
MISOB-A/MISOB-B/
MISOC-A/MISOC-B
SSLA0-A/SSLA0-B/ I/O Input or output pins for slave selection
SSLB0-A/SSLB0-B/
SSLC0-A/SSLC0-B
SSLA1-A/SSLA1-B/ Output Output pins for slave selection
SSLB1-A/SSLB1-B/
SSLC1-A/SSLC1-B,
SSLA2-A/SSLA2-B/
SSLB2-A/SSLB2-B/
SSLC2-A/SSLC2-B,
SSLA3-A/SSLA3-B/
SSLB3-A/SSLB3-B/
SSLC3-A/SSLC3-B
Quad serial peripheral QSPCLK-A/QSPCLK-B Output QSPI clock output pins
interface
QSSL-A/QSSL-B Output QSPI slave output pins
QMO-A/QMO-B, I/O Master transmit data/data 0
QIO0-A/QIO0-B
QMI-A/QMI-B, I/O Master input data/data 1
QIO1-A/QIO1-B
QIO2-A/QIO2-B, I/O Data 2, data 3
QIO3-A/QIO3-B
MMC host interface MMC_CLK-A/ Output MMC clock pins
MMC_CLK-B
MMC_CMD-A/ I/O Command/response pins
MMC_CMD-B
MMC_D7-A/MMC_D7-B to I/O Transmit data/receive data
MMC_D0-A/MMC_D0-B
MMC_CD-A/MMC_CD-B Input Card detection pins
MMC_RES#-A/MMC_RES#-B Output MMC reset output pins
SD host interface SDHI_CLK-A/SDHI_CLK-B/ Output SD clock output pins
SDHI_CLK-C
SDHI_CMD-A/SDHI_CMD-B/ I/O SD command output, response input signal pins
SDHI_CMD-C
SDHI_D3-A/SDHI_D3-B/ I/O SD data bus pins
SDHI_D3-C to SDHI_D0-A/
SDHI_D0-B/SDHI_D0-C
SDHI_CD Input SD card detection pin
SDHI_WP Input SD write-protect signal
SD slave interface SDSI_CLK-A/SDSI_CLK-B Input SD clock input pins
SDSI_CMD-A/SDSI_CMD-B I/O SD command input, response output signal pins
SDSI_D3-A/SDSI_D3-B, I/O SD data bus pins
SDSI_D2-A/SDSI_D2-B,
SDSI_D1-A/SDSI_D1-B,
SDSI_D0-A/SDSI_D0-B

R01DS0276EJ0230 Rev.2.30 Page 30 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.4 Pin Functions (7/8)

Classifications Pin Name I/O Description
Parallel data capture unit PIXCLK Input Image transfer clock pin
VSYNC Input Vertical synchronization signal pin
HSYNC Input Horizontal synchronization signal pin
PIXD0 to PIXD7 Input 8-bit image data pins
PCKO Output Output pin for dot clock
Graphic-LCD controller LCD_CLK-A, LCD_CLK-B Output Panel clock output pins
LCD_TCON3-A/ Output Control signal output pins
LCD_TCON3-B to
LCD_TCON0-A/
LCD_TCON0-B
LCD_DATA23-A/ Output LCD signal output pins
LCD_DATA23-B to
LCD_DATA0-A/
LCD_DATA0-B
LCD_EXTCLK-A, Input Panel clock source input pins
LCD_EXTCLK-B
Realtime clock RTCOUT Output Output pin for 1-Hz/64-Hz clock
RTCIC0 to RTCIC2 Input Time capture event input pins
12-bit A/D converter AN000 to AN007, Input Input pins for the analog signals to be processed by the A/D
AN100 to AN120 converter
ADTRG0#, ADTRG1# Input Input pins for the external trigger signals that start the A/D
conversion
ANEX0 Output Extended analog output pin
ANEX1 Input Extended analog input pin
12-bit D/A converter DA0, DA1 Output Output pins for the analog signals to be processed by the D/A
converter
Analog power supply AVCC0 Input Analog voltage supply pin for the 12-bit A/D converter (unit 0).
Connect this pin to a branch from the VCC power supply.
Connect the pin to AVSS0 via a 0.1-μF multilayer ceramic
capacitor. The capacitor should be placed close to the pin.
AVSS0 Input Analog ground pin for the 12-bit A/D converter (unit 0). Connect
this pin to a branch from the VSS ground power supply.
Connect the pin to AVCC0 via a 0.1-μF multilayer ceramic
capacitor. The capacitor should be placed close to the pin.
VREFH0 Input Analog reference voltage supply pin for the 12-bit A/D converter
(unit 0). Connect this pin to VCC if the 12-bit A/D converter is
not to be used.
VREFL0 Input Analog reference ground pin for the 12-bit A/D converter (unit
0). Connect this pin to VSS if the 12-bit A/D converter is not to
be used.
AVCC1 Input Analog voltage supply and reference voltage supply pin for the
12-bit A/D converter (unit 1) and D/A converter. This pin also
supplies the analog voltage to the temperature sensor. Connect
this pin to a branch from the VCC power supply. Connect the
pin to AVSS1 via a 0.1-μF multilayer ceramic capacitor. The
capacitor should be placed close to the pin.
AVSS1 Input Analog voltage supply and reference voltage supply pin for the
12-bit A/D converter (unit 1) and D/A converter. This pin also
supplies the analog ground voltage to the temperature sensor.
Connect this pin to a branch from the VSS ground power
supply. Connect the pin to AVCC1 via a 0.1-μF multilayer
ceramic capacitor. The capacitor should be placed close to the
pin.

R01DS0276EJ0230 Rev.2.30 Page 31 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.4 Pin Functions (8/8)

Classifications Pin Name I/O Description
I/O ports P00 to P03, P05, P07 I/O 6-bit input/output pins
P10 to P17 I/O 8-bit input/output pins
P20 to P27 I/O 8-bit input/output pins
P30 to P37 I/O 8-bit input/output pins (P35: input pin)
P40 to P47 I/O 8-bit input/output pins
P50 to P57 I/O 8-bit input/output pins
P60 to P67 I/O 8-bit input/output pins
P70 to P77 I/O 8-bit input/output pins
P80 to P87 I/O 8-bit input/output pins
P90 to P97 I/O 8-bit input/output pins
PA0 to PA7 I/O 8-bit input/output pins
PB0 to PB7 I/O 8-bit input/output pins
PC0 to PC7 I/O 8-bit input/output pins
PD0 to PD7 I/O 8-bit input/output pins
PE0 to PE7 I/O 8-bit input/output pins
PF0 to PF5 I/O 6-bit input/output pins
PG0 to PG7 I/O 8-bit input/output pins
PJ0 to PJ3, PJ5 I/O 5-bit input/output pins
Note: Note the following regarding pin names. For details, see section 1.5, Pin Assignments.
- When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group.
All RSPI, QSPI, SDHI, MMC, GLCDC AC timings are measured in combination with the pins in the same group.
- When the pin functions have “-DS” appended to their names, they can also be used as triggers for release from deep software
standby.
- RIIC pin functions that have [FM+] appended to their names support fast-mode plus.

R01DS0276EJ0230 Rev.2.30 Page 32 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

1.5 Pin Assignments

Figure 1.3 to Figure 1.11 show the pin assignments. Table 1.5 to Table 1.12 show the lists of pins and pin functions.

A B C D E F G H J K L M N P R

15 PE2 PE3 P70 P65 P67 VSS VCC PG7 PA6 PB0 P72 PB4 VSS VCC PC1 15

14 PE1 PE0 VSS PE7 PG3 PA0 PA1 PA2 PA7 VCC PB1 PB5 P73 P75 P74 14

13 P63 P64 PE4 VCC PG2 PG4 PG6 PA3 VSS P71 PB3 PB7 PC0 PC2 P76 13

12 P60 VSS P62 PE5 PE6 P66 PG5 PA4 PA5 PB2 PB6 P77 PC3 PC4 P80 12

11 PD6 PG1 VCC P61 P81 P82 PC6 VCC 11

10 P97 PD4 PG0 PD7 PC5 PC7 P83 VSS 10

9 VCC P96 PD3 PD5 RX65N Group, RX651 Group P50 P51 P52 P53 9

PTLG0177KA-A
8 P94 PD1 PD2 VSS (177-Pin TFLGA) P55 P54 P10 P11 8

(Upper Perspective View)

7 VSS P92 PD0 P95 P85 P84 P57 P56 7

VSS_ USB0_
6 VCC P91 P90 P93 PJ1 PJ0 6
USB DP

VCC_ USB0_
5 P46 P47 P45 P44 NC PJ2 P12 5
USB DM

4 P42 P41 P43 P00 VSS BSCANP PF4 P35 PF3 PF1 P25 P86 P15 P14 P13 4

MD/
3 VREFL0 P40 VREFH0 P03 PF5 PJ3 RES# P34 PF2 PF0 P24 P22 P87 P16 3
FINED

2 AVCC0 P07 AVCC1 P02 EMLE VCL XCOUT VSS VCC P32 P30 P26 P23 P17 P20 2

1 AVSS0 P05 AVSS1 P01 PJ5 VBATT XCIN XTAL EXTAL P33 P31 P27 VCC VSS P21 1

A B C D E F G H J K L M N P R

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.5, List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA).

Figure 1.3 Pin Assignment (177-Pin TFLGA)

R01DS0276EJ0230 Rev.2.30 Page 33 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

A B C D E F G H J K L M N P R

15 PE2 PE3 P70 P65 P67 VSS VCC PG7 PA6 PB0 P72 PB4 VSS VCC PC1 15

14 PE1 PE0 VSS PE7 PG3 PA0 PA1 PA2 PA7 VCC PB1 PB5 P73 P75 P74 14

13 P63 P64 PE4 VCC PG2 PG4 PG6 PA3 VSS P71 PB3 PB7 PC0 PC2 P76 13

12 P60 VSS P62 PE5 PE6 P66 PG5 PA4 PA5 PB2 PB6 P77 PC3 PC4 P80 12

11 PD6 PG1 VCC P61 P81 P82 PC6 VCC 11

10 P97 PD4 PG0 PD7 PC5 PC7 P83 VSS 10

9 VCC P96 PD3 PD5 P50 P51 P52 P53 9

RX65N Group, RX651 Group
PTBG0176GA-A
8 P94 PD1 PD2 VSS P55 P54 P10 P11 8
(176-Pin LFBGA)
7 VSS P92 PD0 P95
(Upper Perspective View) P85 P84 P57 P56 7

VSS_ USB0_
6 VCC P91 P90 P93 PJ1 PJ0 6
USB DP

VCC_ USB0_
5 P46 P47 P45 P44 PJ2 P12 5
USB DM

4 P42 P41 P43 P00 VSS BSCANP PF4 P35 PF3 PF1 P25 P86 P15 P14 P13 4

MD/
3 VREFL0 P40 VREFH0 P03 PF5 PJ3 RES# P34 PF2 PF0 P24 P22 P87 P16 3
FINED

2 AVCC0 P07 AVCC1 P02 EMLE VCL XCOUT VSS VCC P32 P30 P26 P23 P17 P20 2

1 AVSS0 P05 AVSS1 P01 PJ5 VBATT XCIN XTAL EXTAL P33 P31 P27 VCC VSS P21 1

A B C D E F G H J K L M N P R

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.5, List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA).

Figure 1.4 Pin Assignment (176-Pin LFBGA)

R01DS0276EJ0230 Rev.2.30 Page 34 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

VCC

VCC
PG2

PG3

PG4

PG5

PG6

PG7
VSS

VSS

VSS
PC0

PC1
PE3
PE4
PE5

PE6
PE7

PA0

PA1

PA2

PA3
PA4
PA5
PA6
PA7

PB0

PB1
PB2
PB3
PB4
PB5
PB6
PB7
P70

P65

P66

P67

P71
P72

P73
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
PE2 133 88 P74
PE1 134 87 P75
PE0 135 86 PC2
P64 136 85 P76
P63 137 84 P77
P62 138 83 PC3
P61 139 82 PC4
VSS 140 81 P80
P60 141 80 P81
VCC 142 79 P82
PD7 143 78 PC5
PG1 144 77 PC6
PD6 145 76 PC7
PG0 146 75 VCC
PD5 147 74 P83
PD4 148 73 VSS
P97 149 72 P50
PD3 150 71 P51
VSS 151 70 P52
P96
VCC
152
153
RX65N Group, RX651 Group 69
68
P53
P10
PD2
P95
154
155
PLQP0176KB-A 67
66
P11
P54
PD1
P94
156
157 (176-pin LFQFP) 65
64
P55
P56
PD0 P57
(Top view)
158 63
P93 159 62 P84
P92 160 61 P85
P91 161 60 PJ0
VSS 162 59 PJ1
P90 163 58 PJ2
VCC 164 57 VSS_USB
P47 165 56 USB0_DP
P46 166 55 USB0_DM
P45 167 54 VCC_USB
P44 168 53 P12
P43 169 52 P13
P42 170 51 P14
P41 171 50 P15
VREFL0 172 49 P86
P40 173 48 P16
VREFH0 174 47 P87
AVCC0 175 46 P17
P07 176 45 P20
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
1
2
3
4
5
6
7
8
9
EMLE

VSS

VSS
XCIN

VCC

VCC
AVSS0

AVSS1
P05
AVCC1
P03

P02
P01
P00
PF5

PJ5

PJ3

MD/FINED
VCL

PF4

RES#
P37/XTAL

P36/EXTAL

P35
P34
P33
P32
PF3
PF2
P31
P30
PF1
PF0
P27
P26
P25

P24

P22
P21
VBATT

XCOUT

VSS
P23

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.6, List of Pin and Pin Functions (176-Pin LFQFP).

Figure 1.5 Pin Assignment (176-Pin LFQFP)

R01DS0276EJ0230 Rev.2.30 Page 35 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

A B C D E F G H J K L M N

13 PE3 PE4 VSS PE6 P67 PA2 PA4 PA7 PB1 PB5 VSS VCC P74 13

12 PE1 PE2 P70 PE5 P65 PA1 VCC PB0 PB2 PB6 P73 PC1 P75 12

11 P62 P61 PE0 VCC P66 VSS PA6 P71 PB4 PB7 PC2 PC0 PC3 11

10 VSS VCC P63 PE7 PA0 PA3 PA5 P72 PB3 P76 PC4 P77 P82 10

9 PD6 PD4 PD7 P64 P80 PC5 P81 PC7 9

8 PD2 PD0 PD3 P60 RX65N Group, RX651 VCC P83 PC6 VSS 8
Group
PTLG0145KA-A
7 P92 P91 PD1 PD5 P51 P52 P50 P55 7
(145-Pin TFLGA)
(Upper Perspective View) VSS_ USB0_
6 P90 P47 VSS P93 P53 P56 6
USB DP

VCC_ USB0_
5 P45 P43 P46 VCC P44 P54 P13 5
USB DM

4 P42 VREFL0 P41 P01 EMLE VBATT BSCANP P35 P30 P15 P24 P12 P14 4

MD/
3 P40 P05 VREFH0 P03 PJ5 PJ3 VSS P32 P31 P16 P86 P87 3
FINED

2 P07 AVCC0 P02 PF5 VCL XCOUT RES# VCC P33 P26 P23 P17 P20 2

1 AVSS0 AVCC1 AVSS1 P00 VSS XCIN XTAL EXTAL P34 P27 P25 P22 P21 1

A B C D E F G H J K L M N

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.7, List of Pin and Pin Functions (145-Pin TFLGA).

Figure 1.6 Pin Assignment (145-Pin TFLGA)

R01DS0276EJ0230 Rev.2.30 Page 36 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

VCC

VCC
VSS

VSS

VSS
PC0

PC1
PE3
PE4
PE5

PE6
PE7

PA0
PA1
PA2
PA3

PA4

PA5
PA6
PA7
PB0

PB1
PB2
PB3
PB4
PB5
PB6
PB7
P70

P65
P66
P67

P71
P72

P73
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
PE2 109 72 P74
PE1 110 71 P75
PE0 111 70 PC2
P64 112 69 P76
P63 113 68 P77
P62 114 67 PC3
P61 115 66 PC4
VSS 116 65 P80
P60 117 64 P81
VCC 118 63 P82
PD7 119 62 PC5
PD6 120 61 PC6
PD5 121 60 PC7
PD4 122 59 VCC
PD3 123 58 P83
PD2 124 57 VSS
P50
RX65N Group, RX651 Group
PD1 125 56
PD0 126 55 P51
P93
P92
127
128
PLQP0144KA-B 54
53
P52
P53
P91 129 (144-pin LFQFP) 52 P54
VSS 130 51 P55
P90 131 (Top view) 50 P56
VCC 132 49 VSS_USB
P47 133 48 USB0_DP
P46 134 47 USB0_DM
P45 135 46 VCC_USB
P44 136 45 P12
P43 137 44 P13
P42 138 43 P14
P41 139 42 P15
VREFL0 140 41 P86
P40 141 40 P16
VREFH0 142 39 P87
AVCC0 143 38 P17
P07 144 37 P20
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
1
2
3
4
5
6
7
8
9
AVSS0
P05
AVCC1
P03
AVSS1
P02
P01
P00
PF5
EMLE
PJ5
VSS
PJ3
VCL
VBATT

XCOUT
RES#
P37/XTAL
VSS
P36/EXTAL

P35
P34
P33
P32
P31
P30
P27
P26

P23
P22
P21
MD/FINED
XCIN

VCC

P25
P24

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.8, List of Pin and Pin Functions (144-Pin LFQFP).

Figure 1.7 Pin Assignment (144-Pin LFQFP)

R01DS0276EJ0230 Rev.2.30 Page 37 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

RX65N Group, RX651 Group

PTLG0100JA-A (100-Pin TFLGA)
(Upper Perspective View)

A B C D E F G H J K

10 PE2 PE3 PE4 PA0 PA3 VSS VCC PB7 PC1 PC2 10

9 PE1 PD7 PE5 PA1 PA5 PA7 PB1 PB6 PC0 PC3 9

8 PE0 PD6 PD5 PE7 PA4 PB0 PB4 PC6 PC4 PC5 8

7 PD4 PD3 PD2 PE6 PA6 PB2 PB5 PC7 P50 P51 7

VCC_ USB0_
6 PD0 PD1 P47 P46 PA2 PB3 P52 P54 6
USB DP

VSS_ USB0_
5 P43 P44 P42 P45 P41 P12 P53 P55 5
USB DM

4 VREFL0 P40 VREFH0 VBATT P34 P32 P27 P15 P13 P14 4

MD/
3 P07 AVCC0 PJ3 RES# P35 P30 P16 P17 P20 3
FINED

2 AVCC1 AVSS0 AVSS1 XCOUT VSS VCC P31 P25 P21 P22 2

1 P05 EMLE VCL XCIN XTAL EXTAL P33 P26 P24 P23 1

A B C D E F G H J K

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.9, List of Pin and Pin Functions (100-Pin TFLGA).

Figure 1.8 Pin Assignment (100-Pin TFLGA)

R01DS0276EJ0230 Rev.2.30 Page 38 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

VCC
VSS

PC0
PC1
PE3
PE4
PE5
PE6
PE7
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7

PB0

PB1
PB2
PB3
PB4
PB5
PB6
PB7
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
PE2 76 50 PC2
PE1 77 49 PC3
PE0 78 48 PC4
PD7 79 47 PC5
PD6 80 46 PC6
PD5 81 45 PC7
PD4 82 44 P50
PD3 83 43 P51
PD2 84 42 P52
PD1
PD0
85
86
RX65N Group, RX651 Group 41
40
P53
P54
P47 87
PLQP0100KB-B 39 P55
P46 88 38 VSS_USB
P45 89 (100-pin LFQFP) 37 USB0_DP
P44
(Top view) USB0_DM
90 36
P43 91 35 VCC_USB
P42 92 34 P12
P41 93 33 P13
VREFL0 94 32 P14
P40 95 31 P15
VREFH0 96 30 P16
AVCC0 97 29 P17
P07 98 28 P20
AVSS0 99 27 P21
P05 100 26 P22
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
1
2
3
4
5
6
7
8
9
EMLE

MD/FINED
XCIN

VSS

VCC
AVCC1

AVSS1
PJ3
VCL
VBATT

XCOUT
RES#
P37/XTAL

P36/EXTAL

P35
P34
P33
P32
P31
P30
P27
P26
P25
P24
P23

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.10, List of Pin and Pin Functions (100-Pin LFQFP).

Figure 1.9 Pin Assignment (100-Pin LFQFP)

R01DS0276EJ0230 Rev.2.30 Page 39 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

RX651 Group
PTBG0064KB-A (64-Pin TFBGA)
(Upper Perspective View)

A B C D E F G H

8 PE2 PE6 PE7 PA4 VSS PB5 PC0 PC1 8

7 PE0 PE1 PA1 PA2 VCC PB6 PC5 PC4 7

6 PD7 PD6 PD5 PA6 PA7 PB7 PC7 PC6 6

5 PD2 PD3 PD4 P43 BSCANP P53 VSS_USB USB0_DP 5

4 VREFL0 P42 P41 P40 P13 P12 VCC_USB USB0_DM 4

3 VREFH0 AVCC0 MD/FINED RES# P34 P35 P30 P16 3

2 AVSS0 AVSS1 VBATT XCOUT VSS VCC P31 P17 2

1 AVCC1 EMLE VCL XCIN XTAL EXTAL P27 P26 1

A B C D E F G H

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.11, List of Pin and Pin Functions (64-Pin TFBGA).

Figure 1.10 Pin Assignment (64-Pin TFBGA)

R01DS0276EJ0230 Rev.2.30 Page 40 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

VCC
VSS

PC0
PC1
PE1
PE2
PE6
PE7
PA1
PA2
PA4
PA6
PA7

PB5
PB6
PB7
48

33
PE0 49 32 PC4
PD7 50 31 PC5
PD6 51 30 PC6
PD5 52 29 PC7
PD4 53 28 P53
PD3
PD2
54

55
RX651 Group 27

26
VSS_USB
USB0_DP
P43 56 PLQP0064KB-C 25 USB0_DM
P42
P41
57

58
(64-pin LFQFP) 24

23
VCC_USB
P12
VREFL0 59 (Top view) 22 P13
P40 60 21 P16
VREFH0 61 20 P17
AVCC0 62 19 P27
AVSS0 63 18 P26
P05 64 17 P31
10

16
1

9
AVCC1
EMLE
AVSS1
VCL
VBATT
MD/FINED
XCIN
XCOUT
RES#
P37/XTAL
VSS
P36/EXTAL
VCC
P35
P34
P30
Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration,
see Table 1.12, List of Pin and Pin Functions (64-Pin LFQFP).

Figure 1.11 Pin Assignment (64-Pin LFQFP)

R01DS0276EJ0230 Rev.2.30 Page 41 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (1/8)
Pin Memory Interface
Number Timer Communication Camera Interface
177-Pin (MTU, TPU,
TFLGA Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFBGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
A1 AVSS0

A2 AVCC0

A3 VREFL0

A4 P42 IRQ10- AN002

DS
A5 P46 IRQ14- AN006
DS
A6 VCC

A7 VSS

A8 P94 D20/A20

A9 VCC

A10 TRSYNC1 P97 D23/A23

A11 PD6 D6[A6/D6] MTIC5V/ SSLC2-A QMO-B/QIO0-B/ LCD_DA IRQ6 AN106

MTIOC8A/ SDHI_D0-B/ TA18-B
POE4# MMC_D0-B
A12 P60 CS0#

A13 P63 CAS#/

D2[A2/D2]/
CS3#
A14 PE1 D9[A9/D9]/ MTIOC4C/ TXD12/ MMC_D5-B LCD_DA ANEX1
D1[A1/D1] MTIOC3B/ SMOSI12/ TA15-B
PO18 SSDA12/
TXDX12/
SIOX12/SSLB2-
B
A15 PE2 D10[A10/ MTIOC4A/ RXD12/ MMC_D6-B LCD_DA IRQ7-DS AN100
D10]/D2[A2/ PO23/TIC3 SMISO12/ TA14-B
D2] SSCL12/
RXDX12/SSLB3-
B
B1 P05 IRQ13 DA1

B2 P07 IRQ15 ADTRG0

#
B3 P40 IRQ8-DS AN000

B4 P41 IRQ9-DS AN001

B5 P47 IRQ15- AN007

DS
B6 P91 D17/A17 SCK7 AN115

B7 P92 D18/A18 POE4# RXD7/SMISO7/ AN116

SSCL7
B8 PD1 D1[A1/D1] MTIOC4B/ MOSIC-A/CTX0 LCD_DA IRQ1 AN109
POE0# TA23-B
B9 TRDATA5 P96 D22/A22

B10 PD4 D4[A4/D4] MTIOC8B/ SSLC0-A QSSL-B/ LCD_DA IRQ4 AN112

POE11# SDHI_CMD-B/ TA20-B
MMC_CMD-B
B11 TRDATA7 PG1 D25

B12 VSS

B13 P64 WE#/D3[A3/

D3]/CS4#
B14 PE0 D8[A8/D8]/ MTIOC3D SCK12/SSLB1-B MMC_D4-B LCD_DA ANEX0
D0[A0/D0] TA16-B

R01DS0276EJ0230 Rev.2.30 Page 42 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (2/8)
Pin Memory Interface
Number Timer Communication Camera Interface
177-Pin (MTU, TPU,
TFLGA Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFBGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
B15 PE3 D11[A11/ MTIOC4B/ ET0_ERXD3/ MMC_D7-B LCD_DA AN101
D11]/D3[A3/ PO26/TOC3/ CTS12#/ TA13-B
D3] POE8# RTS12#/SS12#
C1 AVSS1

C2 AVCC1

C3 VREFH0

C4 P43 IRQ11- AN003

DS
C5 P45 IRQ13- AN005
DS
C6 P90 D16/A16 TXD7/SMOSI7/ AN114
SSDA7
C7 PD0 D0[A0/D0] POE4# LCD_EX IRQ0 AN108
TCLK-B
C8 PD2 D2[A2/D2] MTIOC4D/TIC2 MISOC-A/CRX0 QIO2-B/SDHI_D2- LCD_DA IRQ2 AN110
B/MMC_D2-B TA22-B
C9 PD3 D3[A3/D3] MTIOC8D/ RSPCKC-A QIO3-B/SDHI_D3- LCD_DA IRQ3 AN111
TOC2/POE8# B/MMC_D3-B TA21-B
C10 TRDATA6 PG0 D24

C11 VCC

C12 P62 RAS#/

D1[A1/D1]/
CS2#
C13 PE4 D12[A12/ MTIOC4D/ ET0_ERXD2/ LCD_DA AN102
D12]/D4[A4/ MTIOC1A/ SSLB0-B TA12-B
D4] PO28
C14 VSS

C15 P70 SDCLK

D1 P01 TMCI0 RXD6/SMISO6/ IRQ9 AN119

SSCL6
D2 P02 TMCI1 SCK6 IRQ10 AN120

D3 P03 IRQ11 DA0

D4 P00 TMRI0 TXD6/SMOSI6/ IRQ8 AN118

SSDA6
D5 P44 IRQ12- AN004
DS
D6 P93 D19/A19 POE0# CTS7#/RTS7#/ AN117
SS7#
D7 TRDATA4 P95 D21/A21

D8 VSS

D9 PD5 D5[A5/D5] MTIC5W/ SSLC1-A QSPCLK-B/ LCD_DA IRQ5 AN113

MTIOC8C/ SDHI_CLK-B/ TA19-B
POE10# MMC_CLK-B
D10 PD7 D7[A7/D7] MTIC5U/ SSLC3-A QMI-B/QIO1-B/ LCD_DA IRQ7 AN107
POE0# SDHI_D1-B/ TA17-B
MMC_D1-B
D11 P61 SDCS#/
D0[A0/D0]/
CS1#
D12 PE5 D13[A13/ MTIOC4C/ ET0_RX_CLK/ LCD_DA IRQ5 AN103
D13]/D5[A5/ MTIOC2B REF50CK0/ TA11-B
D5] RSPCKB-B
D13 VCC

R01DS0276EJ0230 Rev.2.30 Page 43 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (3/8)
Pin Memory Interface
Number Timer Communication Camera Interface
177-Pin (MTU, TPU,
TFLGA Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFBGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
D14 PE7 D15[A15/ MTIOC6A/ MISOB-B SDHI_WP/ LCD_DA IRQ7 AN105
D15]/D7[A7/ TOC1 MMC_RES#-B TA9-B
D7]
D15 P65 CKE/CS5#

E1 PJ5 POE8# CTS2#/RTS2#/

SS2#
E2 EMLE

E3 PF5 IRQ4

E4 VSS

E5 *1 NC

E12 PE6 D14[A14/ MTIOC6C/TIC1 MOSIB-B SDHI_CD/ LCD_DA IRQ6 AN104

D14]/D6[A6/ MMC_CD-B TA10-B
D6]
E13 TRDATA0 PG2 D26

E14 TRDATA1 PG3 D27

E15 P67 DQM1/CS7# MTIOC7C IRQ15

F1 VBATT

F2 VCL

F3 PJ3 EDACK1 MTIOC3C ET0_EXOUT/

CTS6#/RTS6#/
SS6#/CTS0#/
RTS0#/SS0#
F4 BSCANP

F12 P66 DQM0/CS6# MTIOC7D

F13 TRSYNC PG4 D28

F14 PA0 DQM2/ MTIOC4A/ ET0_TX_EN/ LCD_DA

BC0#/A0 MTIOC6D/ RMII0_TXD_EN/ TA8-B
TIOCA0/PO16/ SSLA1-B
CACREF
F15 VSS

G1 XCIN

G2 XCOUT

G3 MD/FINED

G4 TRST# PF4

G12 TRCLK PG5 D29

G13 TRDATA2 PG6 D30

G14 PA1 DQM3/A1 MTIOC0B/ ET0_WOL/ LCD_DA IRQ11

MTCLKC/ SCK5/SSLA2-B TA7-B
MTIOC7B/
TIOCB0/PO17
G15 VCC

H1 XTAL P37

H2 VSS

H3 RES#

H4 UPSEL P35 NMI

H12 PA4 A4 MTIC5U/ ET0_MDC/TXD5/ LCD_DA IRQ5-DS

MTCLKA/ SMOSI5/SSDA5/ TA4-B
TIOCA1/ SSLA0-B
TMRI0/PO20

R01DS0276EJ0230 Rev.2.30 Page 44 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (4/8)
Pin Memory Interface
Number Timer Communication Camera Interface
177-Pin (MTU, TPU,
TFLGA Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFBGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
H13 PA3 A3 MTIOC0D/ ET0_MDIO/ LCD_DA IRQ6-DS
MTCLKD/ RXD5/SMISO5/ TA5-B
TIOCD0/ SSCL5
TCLKB/PO19
H14 PA2 A2 MTIOC7A/ RXD5/SMISO5/ LCD_DA
PO18 SSCL5/SSLA3-B TA6-B
H15 TRDATA3 PG7 D31

J1 EXTAL P36

J2 VCC

J3 P34 MTIOC0A/ ET0_LINKSTA/ IRQ4

TMCI3/PO12/ SCK6/SCK0
POE10#
J4 TMS PF3

J12 PA5 A5 MTIOC6B/ ET0_LINKSTA/ LCD_DA

TIOCB1/PO21 RSPCKA-B TA3-B
J13 VSS

J14 PA7 A7 TIOCB2/PO23 ET0_WOL/ LCD_DA

MISOA-B TA1-B
J15 PA6 A6 MTIC5V/ ET0_EXOUT/ LCD_DA
MTCLKB/ CTS5#/RTS5#/ TA2-B
TIOCA2/ SS5#/MOSIA-B
TMCI3/PO22/
POE10#
K1 P33 EDREQ1 MTIOC0D/ RXD6/SMISO6/ PCKO IRQ3-DS
TIOCD0/ SSCL6/RXD0/
TMRI3/PO11/ SMISO0/SSCL0/
POE4#/ CRX0
POE11#
K2 P32 MTIOC0C/ TXD6/SMOSI6/ VSYNC IRQ2-DS
TIOCC0/ SSDA6/TXD0/
TMO3/PO10/ SMOSI0/SSDA0/
RTCIC2/ CTX0/
RTCOUT/ USB0_VBUSEN
POE0#/
POE10#
K3 TDI PF2 RXD1/SMISO1/
SSCL1
K4 TCK PF1 SCK1

K12 PB2 A10 TIOCC3/ ET0_RX_CLK/ SDSI_D2-B LCD_TC

TCLKC/PO26 REF50CK0/ ON2-B
CTS4#/RTS4#/
SS4#/CTS6#/
RTS6#/SS6#
K13 P71 A18/CS1# ET0_MDIO

K14 VCC

K15 PB0 A8 MTIC5W/ ET0_ERXD1/ LCD_DA IRQ12

TIOCA3/PO24 RMII0_RXD1/ TA0-B
RXD4/SMISO4/
SSCL4/RXD6/
SMISO6/SSCL6
L1 P31 MTIOC4D/ CTS1#/RTS1#/ IRQ1-DS
TMCI2/PO9/ SS1#/SSLB0-A
RTCIC1
L2 P30 MTIOC4B/ RXD1/SMISO1/ IRQ0-DS
TMRI3/PO8/ SSCL1/MISOB-A
RTCIC0/
POE8#
L3 TDO PF0 TXD1/SMOSI1/
SSDA1

R01DS0276EJ0230 Rev.2.30 Page 45 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (5/8)
Pin Memory Interface
Number Timer Communication Camera Interface
177-Pin (MTU, TPU,
TFLGA Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFBGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
L4 P25 CS5#/ MTIOC4C/ RXD3/SMISO3/ SDHI_CD/HSYNC ADTRG0
EDACK1 MTCLKB/ SSCL3 #
TIOCA4/PO5
L12 PB6 A14 MTIOC3D/ ET0_ETXD1/ SDSI_D0-B
TIOCA5/PO30 RMII0_TXD1/
RXD9/SMISO9/
SSCL9/
SMISO11/
SSCL11/RXD11
L13 PB3 A11 MTIOC0A/ ET0_RX_ER/ SDSI_D3-B LCD_TC
MTIOC4A/ RMII0_RX_ER/ ON1-B
TIOCD3/ SCK4/SCK6
TCLKD/TMO0/
PO27/POE11#
L14 PB1 A9 MTIOC0C/ ET0_ERXD0/ LCD_TC IRQ4-DS
MTIOC4C/ RMII0_RXD0/ ON3-B
TIOCB3/ TXD4/SMOSI4/
TMCI0/PO25 SSDA4/TXD6/
SMOSI6/SSDA6
L15 P72 A19/CS2# ET0_MDC LCD_DA
TA23-A
M1 P27 CS7# MTIOC2B/ SCK1/RSPCKB-
TMCI3/PO7 A
M2 P26 CS6# MTIOC2A/ TXD1/SMOSI1/
TMO1/PO6 SSDA1/CTS3#/
RTS3#/SS3#/
MOSIB-A
M3 P24 CS4#/ MTIOC4A/ SCK3/ SDHI_WP/PIXCLK
EDREQ1 MTCLKA/ USB0_VBUSEN
TIOCB4/
TMRI1/PO4
M4 P86 MTIOC4D/ SMISO10/ PIXD1
TIOCA0 SSCL10/RXD10
M5 PJ2 TXD8/SMOSI8/ LCD_TC
SSDA8/SSLC3-B ON2-A
M6 PJ1 MTIOC6A RXD8/SMISO8/ LCD_TC
SSCL8/SSLC2-B ON3-A
M7 P85 MTIOC6C/ LCD_DA
TIOCC0 TA1-A
M8 P55 D0[A0/D0]/ MTIOC4D/ ET0_EXOUT/ LCD_DA IRQ10
EDREQ0/ TMO3 TXD7/SMOSI7/ TA5-A
WAIT# SSDA7/MISOC-
B/CRX1
M9 P50 WR0#/WR# TXD2/SMOSI2/
SSDA2/SSLB1-A
M10 PC5 D3[A3/D3]/ MTIOC3B/ ET0_ETXD2/ MMC_D5-A LCD_DA
A21/CS2#/ MTCLKD/ SCK8/SCK10/ TA11-A
WAIT# TMRI2/PO29 RSPCKA-A
M11 P81 EDACK0 MTIOC3D/ ET0_ETXD0/ QIO3-A/SDHI_CD/ LCD_DA
PO27 RMII0_TXD0/ MMC_D3-A TA13-A
SMISO10/
SSCL10/RXD10
M12 P77 CS7# PO23 ET0_RX_ER/ QSPCLK-A/ LCD_DA
RMII0_RX_ER/ SDHI_CLK-A/ TA17-A
SMOSI11/ SDSI_CLK-A/
SSDA11/TXD11 MMC_CLK-A
M13 PB7 A15 MTIOC3B/ ET0_CRS/ SDSI_D1-B
TIOCB5/PO31 RMII0_CRS_DV/
TXD9/SMOSI9/
SSDA9/
SMOSI11/
SSDA11/TXD11

R01DS0276EJ0230 Rev.2.30 Page 46 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (6/8)
Pin Memory Interface
Number Timer Communication Camera Interface
177-Pin (MTU, TPU,
TFLGA Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFBGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
M14 PB5 A13 MTIOC2A/ ET0_ETXD0/ SDSI_CLK-B LCD_CL
MTIOC1B/ RMII0_TXD0/ K-B
TIOCB4/ SCK9/SCK11
TMRI1/PO29/
POE4#
M15 PB4 A12 TIOCA4/PO28 ET0_TX_EN/ SDSI_CMD-B LCD_TC
RMII0_TXD_EN/ ON0-B
CTS9#/RTS9#/
SS9#/SS11#/
CTS11#/RTS11#
N1 VCC

N2 P23 EDACK0 MTIOC3D/ TXD3/SMOSI3/ SDHI_D1-C/PIXD7

MTCLKD/ SSDA3/CTS0#/
TIOCD3/PO3 RTS0#/SS0#
N3 P22 EDREQ0 MTIOC3B/ SCK0/ SDHI_D0-C/PIXD6
MTCLKC/ USB0_OVRCUR
TIOCC3/ B
TMO0/PO2
N4 P15 MTIOC0B/ RXD1/SMISO1/ PIXD0 IRQ5
MTCLKB/ SSCL1/SCK3/
TIOCB2/ CRX1-DS
TCLKB/TMCI2/
PO13
N5 P12 WR3#/BC3# MTIC5U/ RXD2/SMISO2/ LCD_TC IRQ2
TMCI1 SSCL2/ ON1-A
SCL0[FM+]
N6 PJ0 MTIOC6B SCK8/SSLC1-B LCD_DA
TA0-A
N7 P84 MTIOC6D LCD_DA
TA2-A
N8 P54 D1[A1/D1]/ MTIOC4B/ ET0_LINKSTA/ LCD_DA
EDACK0/ TMCI1 CTS2#/RTS2#/ TA6-A
ALE SS2#/MOSIC-B/
CTX1
N9 P51 WR1#/ SCK2/SSLB2-A
BC1#/
WAIT#
N10 UB PC7 A23/CS0# MTIOC3A/ ET0_COL/TXD8/ MMC_D7-A LCD_DA IRQ14
MTCLKB/ SMOSI8/SSDA8/ TA9-A
TMO2/PO31/ SMOSI10/
TOC0/ SSDA10/TXD10/
CACREF MISOA-A
N11 P82 EDREQ1 MTIOC4A/ ET0_ETXD1/ MMC_D4-A LCD_DA
PO28 RMII0_TXD1/ TA12-A
SMOSI10/
SSDA10/TXD10
N12 PC3 A19 MTIOC4D/ ET0_TX_ER/ QMO-A/QIO0-A/ LCD_DA
TCLKB/PO24 TXD5/SMOSI5/ SDHI_D0-A/ TA16-A
SSDA5 SDSI_D0-A/
MMC_D0-A
N13 PC0 A16 MTIOC3C/ ET0_ERXD3/ IRQ14
TCLKC/PO17 CTS5#/RTS5#/
SS5#/SSLA1-A
N14 P73 CS3# PO16 ET0_WOL LCD_EX
TCLK-A
N15 VSS

P1 VSS

P2 P17 MTIOC3A/ SCK1/TXD3/ SDHI_D3-C/PIXD3 IRQ7 ADTRG1

MTIOC3B/ SMOSI3/SSDA3/ #
MTIOC4B/ SDA2-DS
TIOCB0/
TCLKD/TMO1/
PO15/POE8#

R01DS0276EJ0230 Rev.2.30 Page 47 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (7/8)
Pin Memory Interface
Number Timer Communication Camera Interface
177-Pin (MTU, TPU,
TFLGA Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFBGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
P3 P87 MTIOC4C/ SMOSI10/ SDHI_D2-C/PIXD2
TIOCA2 SSDA10/TXD10
P4 P14 MTIOC3A/ CTS1#/RTS1#/ LCD_CL IRQ4
MTCLKA/ SS1#/CTX1/ K-A
TIOCB5/ USB0_OVRCUR
TCLKA/TMRI2/ A
PO15
P5 VCC_USB

P6 VSS_USB

P7 P57 RXD7/SMISO7/ LCD_DA

SSCL7/SSLC0-B TA3-A
P8 P10 ALE MTIC5W/ IRQ0
TMRI3
P9 P52 RD# RXD2/SMISO2/
SSCL2/SSLB3-A
P10 P83 EDACK1 MTIOC4C ET0_CRS/ LCD_DA
RMII0_CRS_DV/ TA8-A
SCK10/SS10#/
CTS10#
P11 PC6 D2[A2/D2]/ MTIOC3C/ ET0_ETXD3/ MMC_D6-A LCD_DA IRQ13
A22/CS1# MTCLKA/ RXD8/SMISO8/ TA10-A
TMCI2/PO30/ SSCL8/
TIC0 SMISO10/
SSCL10/RXD10/
MOSIA-A
P12 PC4 A20/CS3# MTIOC3D/ ET0_TX_CLK/ QMI-A/QIO1-A/ LCD_DA
MTCLKC/ SCK5/CTS8#/ SDHI_D1-A/ TA15-A
TMCI1/PO25/ RTS8#/SS8#/ SDSI_D1-A/
POE0# SS10#/CTS10#/ MMC_D1-A
RTS10#/SSLA0-
A
P13 PC2 A18 MTIOC4B/ ET0_RX_DV/ SDHI_D3-A/ LCD_DA
TCLKA/PO21 RXD5/SMISO5/ SDSI_D3-A/ TA19-A
SSCL5/SSLA3-A MMC_CD-A
P14 P75 CS5# PO20 ET0_ERXD0/ SDHI_D2-A/ LCD_DA
RMII0_RXD0/ SDSI_D2-A/ TA20-A
SCK11/RTS11# MMC_RES#-A
P15 VCC

R1 P21 MTIOC1B/ RXD0/SMISO0/ SDHI_CLK-C/ IRQ9

MTIOC4A/ SSCL0/SCL1/ PIXD5
TIOCA3/ USB0_EXICEN
TMCI0/PO1
R2 P20 MTIOC1A/ TXD0/SMOSI0/ SDHI_CMD-C/ IRQ8
TIOCB3/ SSDA0/SDA1/ PIXD4
TMRI0/PO0 USB0_ID
R3 P16 MTIOC3C/ TXD1/SMOSI1/ IRQ6 ADTRG0
MTIOC3D/ SSDA1/RXD3/ #
TIOCB1/ SMISO3/SSCL3/
TCLKC/TMO2/ SCL2-DS/
PO14/RTCOUT USB0_VBUSEN/
USB0_VBUS/
USB0_OVRCUR
B
R4 P13 WR2#/BC2# MTIOC0B/ TXD2/SMOSI2/ LCD_TC IRQ3 ADTRG1
TIOCA5/TMO3/ SSDA2/ ON0-A #
PO13 SDA0[FM+]
R5 USB0_DM

R6 USB0_DP

R7 P56 EDACK1 MTIOC3C/ SCK7/RSPCKC- LCD_DA

TIOCA1 B TA4-A
R8 P11 MTIC5V/TMCI3 SCK2 LCD_DA IRQ1
TA7-A

R01DS0276EJ0230 Rev.2.30 Page 48 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (8/8)
Pin Memory Interface
Number Timer Communication Camera Interface
177-Pin (MTU, TPU,
TFLGA Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFBGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
R9 P53*2 BCLK

R10 VSS

R11 VCC

R12 P80 EDREQ0 MTIOC3B/ ET0_TX_EN/ QIO2-A/SDHI_WP/ LCD_DA

PO26 RMII0_TXD_EN/ MMC_D2-A TA14-A
SCK10/RTS10#
R13 P76 CS6# PO22 ET0_RX_CLK/ QSSL-A/ LCD_DA
REF50CK0/ SDHI_CMD-A/ TA18-A
SMISO11/ SDSI_CMD-A/
SSCL11/RXD11 MMC_CMD-A
R14 P74 A20/CS4# PO19 ET0_ERXD1/ LCD_DA
RMII0_RXD1/ TA21-A
SS11#/CTS11#
R15 PC1 A17 MTIOC3A/ ET0_ERXD2/ LCD_DA IRQ12
TCLKD/PO18 SCK5/SSLA2-A TA22-A
Note 1. The 176-pin LFBGA does not include the E5 pin.
Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

R01DS0276EJ0230 Rev.2.30 Page 49 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (1/8)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
1 AVSS0

2 P05 IRQ13 DA1

3 AVCC1

4 P03 IRQ11 DA0

5 AVSS1

6 P02 TMCI1 SCK6 IRQ10 AN120

7 P01 TMCI0 RXD6/SMISO6/ IRQ9 AN119

SSCL6
8 P00 TMRI0 TXD6/SMOSI6/ IRQ8 AN118
SSDA6
9 PF5 IRQ4

10 EMLE

11 PJ5 POE8# CTS2#/RTS2#/

SS2#
12 VSS

13 PJ3 EDACK1 MTIOC3C ET0_EXOUT/

CTS6#/RTS6#/
SS6#/CTS0#/
RTS0#/SS0#
14 VCL

15 VBATT

16 NC

17 TRST# PF4

18 MD/FINED

19 XCIN

20 XCOUT

21 RES#

22 XTAL P37

23 VSS

24 EXTAL P36

25 VCC

26 UPSEL P35 NMI

27 P34 MTIOC0A/ ET0_LINKSTA/ IRQ4

TMCI3/PO12/ SCK6/SCK0
POE10#
28 P33 EDREQ1 MTIOC0D/ RXD6/SMISO6/ PCKO IRQ3-DS
TIOCD0/ SSCL6/RXD0/
TMRI3/PO11/ SMISO0/SSCL0/
POE4#/ CRX0
POE11#
29 P32 MTIOC0C/ TXD6/SMOSI6/ VSYNC IRQ2-DS
TIOCC0/ SSDA6/TXD0/
TMO3/PO10/ SMOSI0/SSDA0/
RTCIC2/ CTX0/
RTCOUT/ USB0_VBUSEN
POE0#/
POE10#
30 TMS PF3

31 TDI PF2 RXD1/SMISO1/

SSCL1

R01DS0276EJ0230 Rev.2.30 Page 50 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (2/8)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
32 P31 MTIOC4D/ CTS1#/RTS1#/ IRQ1-DS
TMCI2/PO9/ SS1#/SSLB0-A
RTCIC1
33 P30 MTIOC4B/ RXD1/SMISO1/ IRQ0-DS
TMRI3/PO8/ SSCL1/MISOB-A
RTCIC0/
POE8#
34 TCK PF1 SCK1

35 TDO PF0 TXD1/SMOSI1/

SSDA1
36 P27 CS7# MTIOC2B/ SCK1/RSPCKB-
TMCI3/PO7 A
37 P26 CS6# MTIOC2A/ TXD1/SMOSI1/
TMO1/PO6 SSDA1/CTS3#/
RTS3#/SS3#/
MOSIB-A
38 P25 CS5#/ MTIOC4C/ RXD3/SMISO3/ SDHI_CD/HSYNC ADTRG0
EDACK1 MTCLKB/ SSCL3 #
TIOCA4/PO5
39 VCC

40 P24 CS4#/ MTIOC4A/ SCK3/ SDHI_WP/PIXCLK

EDREQ1 MTCLKA/ USB0_VBUSEN
TIOCB4/
TMRI1/PO4
41 VSS

42 P23 EDACK0 MTIOC3D/ TXD3/SMOSI3/ SDHI_D1-C/PIXD7

MTCLKD/ SSDA3/CTS0#/
TIOCD3/PO3 RTS0#/SS0#

43 P22 EDREQ0 MTIOC3B/ SCK0/ SDHI_D0-C/PIXD6

MTCLKC/ USB0_OVRCUR
TIOCC3/ B
TMO0/PO2
44 P21 MTIOC1B/ RXD0/SMISO0/ SDHI_CLK-C/ IRQ9
MTIOC4A/ SSCL0/SCL1/ PIXD5
TIOCA3/ USB0_EXICEN
TMCI0/PO1
45 P20 MTIOC1A/ TXD0/SMOSI0/ SDHI_CMD-C/ IRQ8
TIOCB3/ SSDA0/SDA1/ PIXD4
TMRI0/PO0 USB0_ID
46 P17 MTIOC3A/ SCK1/TXD3/ SDHI_D3-C/PIXD3 IRQ7 ADTRG1
MTIOC3B/ SMOSI3/SSDA3/ #
MTIOC4B/ SDA2-DS
TIOCB0/
TCLKD/TMO1/
PO15/POE8#
47 P87 MTIOC4C/ SMOSI10/ SDHI_D2-C/PIXD2
TIOCA2 SSDA10/TXD10
48 P16 MTIOC3C/ TXD1/SMOSI1/ IRQ6 ADTRG0
MTIOC3D/ SSDA1/RXD3/ #
TIOCB1/ SMISO3/SSCL3/
TCLKC/TMO2/ SCL2-DS/
PO14/RTCOUT USB0_VBUSEN/
USB0_VBUS/
USB0_OVRCUR
B
49 P86 MTIOC4D/ SMISO10/ PIXD1
TIOCA0 SSCL10/RXD10
50 P15 MTIOC0B/ RXD1/SMISO1/ PIXD0 IRQ5
MTCLKB/ SSCL1/SCK3/
TIOCB2/ CRX1-DS
TCLKB/TMCI2/
PO13

R01DS0276EJ0230 Rev.2.30 Page 51 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (3/8)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
51 P14 MTIOC3A/ CTS1#/RTS1#/ LCD_CL IRQ4
MTCLKA/ SS1#/CTX1/ K-A
TIOCB5/ USB0_OVRCUR
TCLKA/TMRI2/ A
PO15
52 P13 WR2#/BC2# MTIOC0B/ TXD2/SMOSI2/ LCD_TC IRQ3 ADTRG1
TIOCA5/TMO3/ SSDA2/ ON0-A #
PO13 SDA0[FM+]

53 P12 WR3#/ MTIC5U/ RXD2/SMISO2/ LCD_TC IRQ2

BC3# TMCI1 SSCL2/ ON1-A
SCL0[FM+]
54 VCC_USB

55 USB0_DM

56 USB0_DP

57 VSS_USB

58 PJ2 TXD8/SMOSI8/ LCD_TC

SSDA8/SSLC3-B ON2-A

59 PJ1 MTIOC6A RXD8/SMISO8/ LCD_TC

SSCL8/SSLC2-B ON3-A

60 PJ0 MTIOC6B SCK8/SSLC1-B LCD_DA

TA0-A

61 P85 MTIOC6C/ LCD_DA

TIOCC0 TA1-A

62 P84 MTIOC6D LCD_DA

TA2-A

63 P57 RXD7/SMISO7/ LCD_DA

SSCL7/SSLC0-B TA3-A

64 P56 EDACK1 MTIOC3C/ SCK7/RSPCKC- LCD_DA

TIOCA1 B TA4-A

65 P55 D0[A0/D0]/ MTIOC4D/ ET0_EXOUT/ LCD_DA IRQ10

EDREQ0/ TMO3 TXD7/SMOSI7/ TA5-A
WAIT# SSDA7/MISOC-
B/CRX1
66 P54 D1[A1/D1]/ MTIOC4B/ ET0_LINKSTA/ LCD_DA
EDACK0/ TMCI1 CTS2#/RTS2#/ TA6-A
ALE SS2#/MOSIC-B/
CTX1
67 P11 MTIC5V/TMCI3 SCK2 LCD_DA IRQ1
TA7-A

68 P10 ALE MTIC5W/ IRQ0

TMRI3
69 P53*1 BCLK

70 P52 RD# RXD2/SMISO2/

SSCL2/SSLB3-A
71 P51 WR1#/ SCK2/SSLB2-A
BC1#/
WAIT#
72 P50 WR0#/WR# TXD2/SMOSI2/
SSDA2/SSLB1-A
73 VSS

R01DS0276EJ0230 Rev.2.30 Page 52 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (4/8)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
74 P83 EDACK1 MTIOC4C ET0_CRS/ LCD_DA
RMII0_CRS_DV/ TA8-A
SCK10/SS10#/
CTS10#
75 VCC

76 UB PC7 A23/CS0# MTIOC3A/ ET0_COL/TXD8/ MMC_D7-A LCD_DA IRQ14

MTCLKB/ SMOSI8/SSDA8/ TA9-A
TMO2/PO31/ SMOSI10/
TOC0/ SSDA10/TXD10/
CACREF MISOA-A
77 PC6 D2[A2/D2]/ MTIOC3C/ ET0_ETXD3/ MMC_D6-A LCD_DA IRQ13
A22/CS1# MTCLKA/ RXD8/SMISO8/ TA10-A
TMCI2/PO30/ SSCL8/
TIC0 SMISO10/
SSCL10/RXD10/
MOSIA-A
78 PC5 D3[A3/D3]/ MTIOC3B/ ET0_ETXD2/ MMC_D5-A LCD_DA
A21/CS2#/ MTCLKD/ SCK8/SCK10/ TA11-A
WAIT# TMRI2/PO29 RSPCKA-A

79 P82 EDREQ1 MTIOC4A/ ET0_ETXD1/ MMC_D4-A LCD_DA

PO28 RMII0_TXD1/ TA12-A
SMOSI10/
SSDA10/TXD10
80 P81 EDACK0 MTIOC3D/ ET0_ETXD0/ QIO3-A/SDHI_CD/ LCD_DA
PO27 RMII0_TXD0/ MMC_D3-A TA13-A
SMISO10/
SSCL10/RXD10
81 P80 EDREQ0 MTIOC3B/ ET0_TX_EN/ QIO2-A/SDHI_WP/ LCD_DA
PO26 RMII0_TXD_EN/ MMC_D2-A TA14-A
SCK10/RTS10#

82 PC4 A20/CS3# MTIOC3D/ ET0_TX_CLK/ QMI-A/QIO1-A/ LCD_DA

MTCLKC/ SCK5/CTS8#/ SDHI_D1-A/ TA15-A
TMCI1/PO25/ RTS8#/SS8#/ SDSI_D1-A/
POE0# SS10#/CTS10#/ MMC_D1-A
RTS10#/SSLA0-
A
83 PC3 A19 MTIOC4D/ ET0_TX_ER/ QMO-A/QIO0-A/ LCD_DA
TCLKB/PO24 TXD5/SMOSI5/ SDHI_D0-A/ TA16-A
SSDA5 SDSI_D0-A/
MMC_D0-A
84 P77 CS7# PO23 ET0_RX_ER/ QSPCLK-A/ LCD_DA
RMII0_RX_ER/ SDHI_CLK-A/ TA17-A
SMOSI11/ SDSI_CLK-A/
SSDA11/TXD11 MMC_CLK-A
85 P76 CS6# PO22 ET0_RX_CLK/ QSSL-A/ LCD_DA
REF50CK0/ SDHI_CMD-A/ TA18-A
SMISO11/ SDSI_CMD-A/
SSCL11/RXD11 MMC_CMD-A
86 PC2 A18 MTIOC4B/ ET0_RX_DV/ SDHI_D3-A/ LCD_DA
TCLKA/PO21 RXD5/SMISO5/ SDSI_D3-A/ TA19-A
SSCL5/SSLA3-A MMC_CD-A

87 P75 CS5# PO20 ET0_ERXD0/ SDHI_D2-A/ LCD_DA

RMII0_RXD0/ SDSI_D2-A/ TA20-A
SCK11/RTS11# MMC_RES#-A

88 P74 A20/CS4# PO19 ET0_ERXD1/ LCD_DA

RMII0_RXD1/ TA21-A
SS11#/CTS11#

89 PC1 A17 MTIOC3A/ ET0_ERXD2/ LCD_DA IRQ12

TCLKD/PO18 SCK5/SSLA2-A TA22-A

90 VCC

91 PC0 A16 MTIOC3C/ ET0_ERXD3/ IRQ14

TCLKC/PO17 CTS5#/RTS5#/
SS5#/SSLA1-A

R01DS0276EJ0230 Rev.2.30 Page 53 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (5/8)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
92 VSS

93 P73 CS3# PO16 ET0_WOL LCD_EX

TCLK-A

94 PB7 A15 MTIOC3B/ ET0_CRS/ SDSI_D1-B

TIOCB5/PO31 RMII0_CRS_DV/
TXD9/SMOSI9/
SSDA9/
SMOSI11/
SSDA11/TXD11
95 PB6 A14 MTIOC3D/ ET0_ETXD1/ SDSI_D0-B
TIOCA5/PO30 RMII0_TXD1/
RXD9/SMISO9/
SSCL9/
SMISO11/
SSCL11/RXD11
96 PB5 A13 MTIOC2A/ ET0_ETXD0/ SDSI_CLK-B LCD_CL
MTIOC1B/ RMII0_TXD0/ K-B
TIOCB4/ SCK9/SCK11
TMRI1/PO29/
POE4#
97 PB4 A12 TIOCA4/PO28 ET0_TX_EN/ SDSI_CMD-B LCD_TC
RMII0_TXD_EN/ ON0-B
CTS9#/RTS9#/
SS9#/SS11#/
CTS11#/RTS11#
98 PB3 A11 MTIOC0A/ ET0_RX_ER/ SDSI_D3-B LCD_TC
MTIOC4A/ RMII0_RX_ER/ ON1-B
TIOCD3/ SCK4/SCK6
TCLKD/TMO0/
PO27/POE11#
99 PB2 A10 TIOCC3/ ET0_RX_CLK/ SDSI_D2-B LCD_TC
TCLKC/PO26 REF50CK0/ ON2-B
CTS4#/RTS4#/
SS4#/CTS6#/
RTS6#/SS6#
100 PB1 A9 MTIOC0C/ ET0_ERXD0/ LCD_TC IRQ4-DS
MTIOC4C/ RMII0_RXD0/ ON3-B
TIOCB3/ TXD4/SMOSI4/
TMCI0/PO25 SSDA4/TXD6/
SMOSI6/SSDA6
101 P72 A19/CS2# ET0_MDC LCD_DA
TA23-A

102 P71 A18/CS1# ET0_MDIO

103 VCC

104 PB0 A8 MTIC5W/ ET0_ERXD1/ LCD_DA IRQ12

TIOCA3/PO24 RMII0_RXD1/ TA0-B
RXD4/SMISO4/
SSCL4/RXD6/
SMISO6/SSCL6
105 VSS

106 PA7 A7 TIOCB2/PO23 ET0_WOL/ LCD_DA

MISOA-B TA1-B

107 PA6 A6 MTIC5V/ ET0_EXOUT/ LCD_DA

MTCLKB/ CTS5#/RTS5#/ TA2-B
TIOCA2/ SS5#/MOSIA-B
TMCI3/PO22/
POE10#
108 PA5 A5 MTIOC6B/ ET0_LINKSTA/ LCD_DA
TIOCB1/PO21 RSPCKA-B TA3-B

R01DS0276EJ0230 Rev.2.30 Page 54 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (6/8)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
109 PA4 A4 MTIC5U/ ET0_MDC/TXD5/ LCD_DA IRQ5-DS
MTCLKA/ SMOSI5/SSDA5/ TA4-B
TIOCA1/ SSLA0-B
TMRI0/PO20
110 PA3 A3 MTIOC0D/ ET0_MDIO/ LCD_DA IRQ6-DS
MTCLKD/ RXD5/SMISO5/ TA5-B
TIOCD0/ SSCL5
TCLKB/PO19
111 TRDATA3 PG7 D31

112 PA2 A2 MTIOC7A/ RXD5/SMISO5/ LCD_DA

PO18 SSCL5/SSLA3-B TA6-B

113 TRDATA2 PG6 D30

114 PA1 DQM3/A1 MTIOC0B/ ET0_WOL/ LCD_DA IRQ11

MTCLKC/ SCK5/SSLA2-B TA7-B
MTIOC7B/
TIOCB0/PO17
115 VCC

116 TRCLK PG5 D29

117 VSS

118 PA0 DQM2/ MTIOC4A/ ET0_TX_EN/ LCD_DA

BC0#/A0 MTIOC6D/ RMII0_TXD_EN/ TA8-B
TIOCA0/PO16/ SSLA1-B
CACREF
119 TRSYNC PG4 D28

120 P67 DQM1/CS7# MTIOC7C IRQ15

121 TRDATA1 PG3 D27

122 P66 DQM0/CS6# MTIOC7D

123 TRDATA0 PG2 D26

124 P65 CKE/CS5#

125 PE7 D15[A15/ MTIOC6A/ MISOB-B SDHI_WP/ LCD_DA IRQ7 AN105

D15]/D7[A7/ TOC1 MMC_RES#-B TA9-B
D7]

126 PE6 D14[A14/ MTIOC6C/TIC1 MOSIB-B SDHI_CD/ LCD_DA IRQ6 AN104

D14]/D6[A6/ MMC_CD-B TA10-B
D6]

127 VCC

128 P70 SDCLK

129 VSS

130 PE5 D13[A13/ MTIOC4C/ ET0_RX_CLK/ LCD_DA IRQ5 AN103

D13]/D5[A5/ MTIOC2B REF50CK0/ TA11-B
D5] RSPCKB-B

131 PE4 D12[A12/ MTIOC4D/ ET0_ERXD2/ LCD_DA AN102

D12]/D4[A4/ MTIOC1A/ SSLB0-B TA12-B
D4] PO28

132 PE3 D11[A11/ MTIOC4B/ ET0_ERXD3/ MMC_D7-B LCD_DA AN101

D11]/D3[A3/ PO26/TOC3/ CTS12#/ TA13-B
D3] POE8# RTS12#/SS12#

133 PE2 D10[A10/ MTIOC4A/ RXD12/ MMC_D6-B LCD_DA IRQ7-DS AN100

D10]/D2[A2/ PO23/TIC3 SMISO12/ TA14-B
D2] SSCL12/
RXDX12/SSLB3-
B

R01DS0276EJ0230 Rev.2.30 Page 55 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (7/8)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
134 PE1 D9[A9/D9]/ MTIOC4C/ TXD12/ MMC_D5-B LCD_DA ANEX1
D1[A1/D1] MTIOC3B/ SMOSI12/ TA15-B
PO18 SSDA12/
TXDX12/
SIOX12/SSLB2-
B
135 PE0 D8[A8/D8]/ MTIOC3D SCK12/SSLB1-B MMC_D4-B LCD_DA ANEX0
D0[A0/D0] TA16-B

136 P64 WE#/D3[A3/

D3]/CS4#
137 P63 CAS#/
D2[A2/D2]/
CS3#
138 P62 RAS#/
D1[A1/D1]/
CS2#
139 P61 SDCS#/
D0[A0/D0]/
CS1#
140 VSS

141 P60 CS0#

142 VCC

143 PD7 D7[A7/D7] MTIC5U/ SSLC3-A QMI-B/QIO1-B/ LCD_DA IRQ7 AN107

POE0# SDHI_D1-B/ TA17-B
MMC_D1-B

144 TRDATA7 PG1 D25

145 PD6 D6[A6/D6] MTIC5V/ SSLC2-A QMO-B/QIO0-B/ LCD_DA IRQ6 AN106

MTIOC8A/ SDHI_D0-B/ TA18-B
POE4# MMC_D0-B

146 TRDATA6 PG0 D24

147 PD5 D5[A5/D5] MTIC5W/ SSLC1-A QSPCLK-B/ LCD_DA IRQ5 AN113

MTIOC8C/ SDHI_CLK-B/ TA19-B
POE10# MMC_CLK-B

148 PD4 D4[A4/D4] MTIOC8B/ SSLC0-A QSSL-B/ LCD_DA IRQ4 AN112

POE11# SDHI_CMD-B/ TA20-B
MMC_CMD-B

149 TRSYNC1 P97 D23/A23

150 PD3 D3[A3/D3] MTIOC8D/ RSPCKC-A QIO3-B/SDHI_D3- LCD_DA IRQ3 AN111

TOC2/POE8# B/MMC_D3-B TA21-B

151 VSS

152 TRDATA5 P96 D22/A22

153 VCC

154 PD2 D2[A2/D2] MTIOC4D/TIC2 MISOC-A/CRX0 QIO2-B/SDHI_D2- LCD_DA IRQ2 AN110

B/MMC_D2-B TA22-B

155 TRDATA4 P95 D21/A21

156 PD1 D1[A1/D1] MTIOC4B/ MOSIC-A/CTX0 LCD_DA IRQ1 AN109

POE0# TA23-B

157 P94 D20/A20

158 PD0 D0[A0/D0] POE4# LCD_EX IRQ0 AN108

TCLK-B

159 P93 D19/A19 POE0# CTS7#/RTS7#/ AN117

SS7#

R01DS0276EJ0230 Rev.2.30 Page 56 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP) (8/8)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
176-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
160 P92 D18/A18 POE4# RXD7/SMISO7/ AN116
SSCL7
161 P91 D17/A17 SCK7 AN115

162 VSS

163 P90 D16/A16 TXD7/SMOSI7/ AN114

SSDA7
164 VCC

165 P47 IRQ15- AN007

DS
166 P46 IRQ14- AN006
DS
167 P45 IRQ13- AN005
DS
168 P44 IRQ12- AN004
DS
169 P43 IRQ11- AN003
DS
170 P42 IRQ10- AN002
DS
171 P41 IRQ9-DS AN001

172 VREFL0

173 P40 IRQ8-DS AN000

174 VREFH0

175 AVCC0

176 P07 IRQ15 ADTRG0

#
Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

R01DS0276EJ0230 Rev.2.30 Page 57 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (1/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
145-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
A1 AVSS0

A2 P07 IRQ15 ADTRG0

#
A3 P40 IRQ8-DS AN000

A4 P42 IRQ10- AN002

DS
A5 P45 IRQ13- AN005
DS
A6 P90 A16 TXD7/SMOSI7/ AN114
SSDA7
A7 P92 A18 POE4# RXD7/SMISO7/ AN116
SSCL7
A8 PD2 D2[A2/D2] MTIOC4D/TIC2 MISOC-A/CRX0 QIO2-B/SDHI_D2- LCD_DA IRQ2 AN110
B/MMC_D2-B TA22-B*1
A9 PD6 D6[A6/D6] MTIC5V/ SSLC2-A QMO-B/QIO0-B/ LCD_DA IRQ6 AN106
MTIOC8A/ SDHI_D0-B/ TA18-B*1
POE4# MMC_D0-B
A10 VSS

A11 P62 RAS#/

D1[A1/D1]*1/
CS2#
A12 PE1 D9[A9/D9]/ MTIOC4C/ TXD12/ MMC_D5-B LCD_DA ANEX1
D1[A1/D1]*1 MTIOC3B/ SMOSI12/ TA15-B*1
PO18 SSDA12/
TXDX12/
SIOX12/SSLB2-
B
A13 PE3 D11[A11/ MTIOC4B/ ET0_ERXD3/ MMC_D7-B LCD_DA AN101
D11]/D3[A3/ PO26/TOC3/ CTS12#/ TA13-B*1
D3]*1 POE8# RTS12#/SS12#
B1 AVCC1

B2 AVCC0

B3 P05 IRQ13 DA1

B4 VREFL0

B5 P43 IRQ11- AN003

DS
B6 P47 IRQ15- AN007
DS
B7 P91 A17 SCK7 AN115

B8 PD0 D0[A0/D0] POE4# LCD_EX IRQ0 AN108

TCLK-B
*1
B9 PD4 D4[A4/D4] MTIOC8B/ SSLC0-A QSSL-B/ LCD_DA IRQ4 AN112
POE11# SDHI_CMD-B/ TA20-B*1
MMC_CMD-B
B10 VCC

B11 P61 SDCS#/

D0[A0/D0]*1/
CS1#
B12 PE2 D10[A10/ MTIOC4A/ RXD12/ MMC_D6-B LCD_DA IRQ7-DS AN100
D10]/D2[A2/ PO23/TIC3 SMISO12/ TA14-B*1
D2]*1 SSCL12/
RXDX12/SSLB3-
B

R01DS0276EJ0230 Rev.2.30 Page 58 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (2/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
145-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
B13 PE4 D12[A12/ MTIOC4D/ ET0_ERXD2/ LCD_DA AN102
D12]/D4[A4/ MTIOC1A/ SSLB0-B TA12-B*1
D4]*1 PO28
C1 AVSS1

C2 P02 TMCI1 SCK6 IRQ10 AN120

C3 VREFH0

C4 P41 IRQ9-DS AN001

C5 P46 IRQ14- AN006

DS
C6 VSS

C7 PD1 D1[A1/D1] MTIOC4B/ MOSIC-A/CTX0 LCD_DA IRQ1 AN109

POE0# TA23-B*1
C8 PD3 D3[A3/D3] MTIOC8D/ RSPCKC-A QIO3-B/SDHI_D3- LCD_DA IRQ3 AN111
TOC2/POE8# B/MMC_D3-B TA21-B*1
C9 PD7 D7[A7/D7] MTIC5U/ SSLC3-A QMI-B/QIO1-B/ LCD_DA IRQ7 AN107
POE0# SDHI_D1-B/ TA17-B*1
MMC_D1-B
C10 P63 CAS#/
D2[A2/D2]*1/
CS3#
C11 PE0 D8[A8/D8]/ MTIOC3D SCK12/SSLB1-B MMC_D4-B LCD_DA ANEX0
D0[A0/D0]*1 TA16-B*1
C12 P70 SDCLK

C13 VSS

D1 P00 TMRI0 TXD6/SMOSI6/ IRQ8 AN118

SSDA6
D2 PF5 IRQ4

D3 P03 IRQ11 DA0

D4 P01 TMCI0 RXD6/SMISO6/ IRQ9 AN119

SSCL6
D5 VCC

D6 P93 A19 POE0# CTS7#/RTS7#/ AN117

SS7#
D7 PD5 D5[A5/D5] MTIC5W/ SSLC1-A QSPCLK-B/ LCD_DA IRQ5 AN113
MTIOC8C/ SDHI_CLK-B/ TA19-B*1
POE10# MMC_CLK-B
D8 P60 CS0#

D9 P64 WE#/D3[A3/
D3]*1/CS4#
D10 PE7 D15[A15/ MTIOC6A/ MISOB-B SDHI_WP/ LCD_DA IRQ7 AN105
D15]/D7[A7/ TOC1 MMC_RES#-B TA9-B*1
D7]*1
D11 VCC

D12 PE5 D13[A13/ MTIOC4C/ ET0_RX_CLK/ LCD_DA IRQ5 AN103

D13]/D5[A5/ MTIOC2B REF50CK0/ TA11-B*1
D5]*1 RSPCKB-B
D13 PE6 D14[A14/ MTIOC6C/TIC1 MOSIB-B SDHI_CD/ LCD_DA IRQ6 AN104
D14]/D6[A6/ MMC_CD-B TA10-B*1
D6]*1
E1 VSS

E2 VCL

E3 PJ5 POE8# CTS2#/RTS2#/

SS2#

R01DS0276EJ0230 Rev.2.30 Page 59 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (3/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
145-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
E4 EMLE

E5 P44 IRQ12- AN004

DS
E10 PA0 BC0#/A0 MTIOC4A/ ET0_TX_EN/ LCD_DA
MTIOC6D/ RMII0_TXD_EN/ TA8-B*1
TIOCA0/PO16/ SSLA1-B
CACREF
E11 P66 DQM0/CS6# MTIOC7D

E12 P65 CKE/CS5#

E13 P67 DQM1/CS7# MTIOC7C IRQ15

F1 XCIN

F2 XCOUT

F3 PJ3 EDACK1 MTIOC3C ET0_EXOUT/

CTS6#/RTS6#/
SS6#/CTS0#/
RTS0#/SS0#
F4 VBATT

F10 PA3 A3 MTIOC0D/ ET0_MDIO/ LCD_DA IRQ6-DS

MTCLKD/ RXD5/SMISO5/ TA5-B*1
TIOCD0/ SSCL5
TCLKB/PO19
F11 VSS

F12 PA1 A1 MTIOC0B/ ET0_WOL/ LCD_DA IRQ11

MTCLKC/ SCK5/SSLA2-B TA7-B*1
MTIOC7B/
TIOCB0/PO17
F13 PA2 A2 MTIOC7A/ RXD5/SMISO5/ LCD_DA
PO18 SSCL5/SSLA3-B TA6-B*1
G1 XTAL P37

G2 RES#

G3 MD/FINED

G4 BSCANP

G10 PA5 A5 MTIOC6B/ ET0_LINKSTA/ LCD_DA

TIOCB1/PO21 RSPCKA-B TA3-B*1
G11 PA6 A6 MTIC5V/ ET0_EXOUT/ LCD_DA
MTCLKB/ CTS5#/RTS5#/ TA2-B*1
TIOCA2/ SS5#/MOSIA-B
TMCI3/PO22/
POE10#
G12 VCC

G13 PA4 A4 MTIC5U/ ET0_MDC/TXD5/ LCD_DA IRQ5-DS

MTCLKA/ SMOSI5/SSDA5/ TA4-B*1
TIOCA1/ SSLA0-B
TMRI0/PO20
H1 EXTAL P36

H2 VCC

H3 VSS

H4 UPSEL P35 NMI

H10 P72 A19/CS2# ET0_MDC

H11 P71 A18/CS1# ET0_MDIO

R01DS0276EJ0230 Rev.2.30 Page 60 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (4/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
145-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
H12 PB0 A8 MTIC5W/ ET0_ERXD1/ LCD_DA IRQ12
TIOCA3/PO24 RMII0_RXD1/ TA0-B*1
RXD4/SMISO4/
SSCL4/RXD6/
SMISO6/SSCL6
H13 PA7 A7 TIOCB2/PO23 ET0_WOL/ LCD_DA
MISOA-B TA1-B*1
J1 TRST# P34 MTIOC0A/ ET0_LINKSTA/ IRQ4
TMCI3/PO12/ SCK6/SCK0
POE10#
J2 P33 EDREQ1 MTIOC0D/ RXD6/SMISO6/ PCKO IRQ3-DS
TIOCD0/ SSCL6/RXD0/
TMRI3/PO11/ SMISO0/SSCL0/
POE4#/ CRX0
POE11#
J3 P32 MTIOC0C/ TXD6/SMOSI6/ VSYNC IRQ2-DS
TIOCC0/ SSDA6/TXD0/
TMO3/PO10/ SMOSI0/SSDA0/
RTCIC2/ CTX0/
RTCOUT/ USB0_VBUSEN
POE0#/
POE10#
J4 TDI P30 MTIOC4B/ RXD1/SMISO1/ IRQ0-DS
TMRI3/PO8/ SSCL1/MISOB-A
RTCIC0/
POE8#
J10 PB3 A11 MTIOC0A/ ET0_RX_ER/ SDSI_D3-B LCD_TC
MTIOC4A/ RMII0_RX_ER/ ON1-B*1
TIOCD3/ SCK4/SCK6
TCLKD/TMO0/
PO27/POE11#
J11 PB4 A12 TIOCA4/PO28 ET0_TX_EN/ SDSI_CMD-B LCD_TC
RMII0_TXD_EN/ ON0-B*1
CTS9#/RTS9#/
SS9#/SS11#/
CTS11#/RTS11#
J12 PB2 A10 TIOCC3/ ET0_RX_CLK/ SDSI_D2-B LCD_TC
TCLKC/PO26 REF50CK0/ ON2-B*1
CTS4#/RTS4#/
SS4#/CTS6#/
RTS6#/SS6#
J13 PB1 A9 MTIOC0C/ ET0_ERXD0/ LCD_TC IRQ4-DS
MTIOC4C/ RMII0_RXD0/ ON3-B*1
TIOCB3/ TXD4/SMOSI4/
TMCI0/PO25 SSDA4/TXD6/
SMOSI6/SSDA6
K1 TCK P27 CS7# MTIOC2B/ SCK1/RSPCKB-
TMCI3/PO7 A
K2 TDO P26 CS6# MTIOC2A/ TXD1/SMOSI1/
TMO1/PO6 SSDA1/CTS3#/
RTS3#/SS3#/
MOSIB-A
K3 TMS P31 MTIOC4D/ CTS1#/RTS1#/ IRQ1-DS
TMCI2/PO9/ SS1#/SSLB0-A
RTCIC1
K4 P15 MTIOC0B/ RXD1/SMISO1/ PIXD0 IRQ5
MTCLKB/ SSCL1/SCK3/
TIOCB2/ CRX1-DS
TCLKB/TMCI2/
PO13
K5 TRDATA2 P54 ALE/ MTIOC4B/ ET0_LINKSTA/
D1[A1/D1]*1/ TMCI1 CTS2#/RTS2#/
EDACK0 SS2#/CTX1
K6 P53*2 BCLK

R01DS0276EJ0230 Rev.2.30 Page 61 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (5/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
145-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
K7 P51 WR1#/ SCK2/SSLB2-A
BC1#/
WAIT#
K8 VCC

K9 TRDATA0 P80 EDREQ0 MTIOC3B/ ET0_TX_EN/ QIO2-A/SDHI_WP/

PO26 RMII0_TXD_EN/ MMC_D2-A
SCK10/RTS10#
K10 TRDATA6 P76 CS6# PO22 ET0_RX_CLK/ QSSL-A/
REF50CK0/ SDHI_CMD-A/
SMISO11/ SDSI_CMD-A/
SSCL11/RXD11 MMC_CMD-A
K11 PB7 A15 MTIOC3B/ ET0_CRS/ SDSI_D1-B
TIOCB5/PO31 RMII0_CRS_DV/
TXD9/SMOSI9/
SSDA9/
SMOSI11/
SSDA11/TXD11
K12 PB6 A14 MTIOC3D/ ET0_ETXD1/ SDSI_D0-B
TIOCA5/PO30 RMII0_TXD1/
RXD9/SMISO9/
SSCL9/
SMISO11/
SSCL11/RXD11
K13 PB5 A13 MTIOC2A/ ET0_ETXD0/ SDSI_CLK-B LCD_CL
MTIOC1B/ RMII0_TXD0/ K-B*1
TIOCB4/ SCK9/SCK11
TMRI1/PO29/
POE4#
L1 P25 CS5#/ MTIOC4C/ RXD3/SMISO3/ SDHI_CD*1/ ADTRG0
EDACK1 MTCLKB/ SSCL3 HSYNC #
TIOCA4/PO5
L2 P23 EDACK0 MTIOC3D/ TXD3/SMOSI3/ SDHI_D1-C*1/
MTCLKD/ SSDA3/CTS0#/ PIXD7
TIOCD3/PO3 RTS0#/SS0#
L3 P16 MTIOC3C/ TXD1/SMOSI1/ IRQ6 ADTRG0
MTIOC3D/ SSDA1/RXD3/ #
TIOCB1/ SMISO3/SSCL3/
TCLKC/TMO2/ SCL2-DS/
PO14/RTCOUT USB0_VBUSEN/
USB0_VBUS/
USB0_OVRCUR
B
L4 P24 CS4#/ MTIOC4A/ SCK3/ SDHI_WP*1/
EDREQ1 MTCLKA/ USB0_VBUSEN PIXCLK
TIOCB4/
TMRI1/PO4
L5 P13 MTIOC0B/ TXD2/SMOSI2/ IRQ3 ADTRG1
TIOCA5/TMO3/ SSDA2/ #
PO13 SDA0[FM+]
L6 P56 EDACK1 MTIOC3C/ SCK7*1
TIOCA1
L7 P52 RD# RXD2/SMISO2/
SSCL2/SSLB3-A
L8 TRCLK P83 EDACK1 MTIOC4C ET0_CRS/
RMII0_CRS_DV/
SCK10/SS10#/
CTS10#
L9 PC5 D3[A3/D3]*1/ MTIOC3B/ ET0_ETXD2/ MMC_D5-A
A21/CS2#/ MTCLKD/ SCK8/SCK10/
WAIT# TMRI2/PO29 RSPCKA-A
L10 PC4 A20/CS3# MTIOC3D/ ET0_TX_CLK/ QMI-A/QIO1-A/
MTCLKC/ SCK5/CTS8#/ SDHI_D1-A/
TMCI1/PO25/ RTS8#/SS8#/ SDSI_D1-A/
POE0# SS10#/CTS10#/ MMC_D1-A
RTS10#/SSLA0-
A

R01DS0276EJ0230 Rev.2.30 Page 62 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (6/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
145-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
L11 PC2 A18 MTIOC4B/ ET0_RX_DV/ SDHI_D3-A/
TCLKA/PO21 RXD5/SMISO5/ SDSI_D3-A/
SSCL5/SSLA3-A MMC_CD-A
L12 TRDATA4 P73 CS3# PO16 ET0_WOL

L13 VSS

M1 P22 EDREQ0 MTIOC3B/ SCK0/ SDHI_D0-C*1/

MTCLKC/ USB0_OVRCUR PIXD6
TIOCC3/ B
TMO0/PO2
M2 P17 MTIOC3A/ SCK1/TXD3/ SDHI_D3-C*1/ IRQ7 ADTRG1
MTIOC3B/ SMOSI3/SSDA3/ PIXD3 #
MTIOC4B/ SDA2-DS
TIOCB0/
TCLKD/TMO1/
PO15/POE8#
M3 P86 MTIOC4D/ SMISO10/ PIXD1
TIOCA0 SSCL10/RXD10
M4 P12 TMCI1 RXD2/SMISO2/ IRQ2
SSCL2/
SCL0[FM+]
M5 VCC_USB

M6 VSS_USB

M7 P50 WR0#/WR# TXD2/SMOSI2/

SSDA2/SSLB1-A
M8 PC6 D2[A2/D2]*1/ MTIOC3C/ ET0_ETXD3/ MMC_D6-A IRQ13
A22/CS1# MTCLKA/ RXD8/SMISO8/
TMCI2/PO30/ SSCL8/
TIC0 SMISO10/
SSCL10/RXD10/
MOSIA-A
M9 TRDATA1 P81 EDACK0 MTIOC3D/ ET0_ETXD0/ QIO3-A/SDHI_CD/
PO27 RMII0_TXD0/ MMC_D3-A
SMISO10/
SSCL10/RXD10
M10 TRDATA7 P77 CS7# PO23 ET0_RX_ER/ QSPCLK-A/
RMII0_RX_ER/ SDHI_CLK-A/
SMOSI11/ SDSI_CLK-A/
SSDA11/TXD11 MMC_CLK-A
M11 PC0 A16 MTIOC3C/ ET0_ERXD3/ IRQ14
TCLKC/PO17 CTS5#/RTS5#/
SS5#/SSLA1-A
M12 PC1 A17 MTIOC3A/ ET0_ERXD2/ IRQ12
TCLKD/PO18 SCK5/SSLA2-A
M13 VCC

N1 P21 MTIOC1B/ RXD0/SMISO0/ SDHI_CLK-C*1/ IRQ9

MTIOC4A/ SSCL0/SCL1*1/ PIXD5
TIOCA3/ USB0_EXICEN
TMCI0/PO1
N2 P20 MTIOC1A/ TXD0/SMOSI0/ SDHI_CMD-C*1/ IRQ8
TIOCB3/ SSDA0/SDA1*1/ PIXD4
TMRI0/PO0 USB0_ID
N3 P87 MTIOC4C/ SMOSI10/ SDHI_D2-C*1/
TIOCA2 SSDA10/TXD10 PIXD2
N4 P14 MTIOC3A/ CTS1#/RTS1#/ IRQ4
MTCLKA/ SS1#/CTX1/
TIOCB5/ USB0_OVRCUR
TCLKA/TMRI2/ A
PO15
N5 USB0_DM

N6 USB0_DP

R01DS0276EJ0230 Rev.2.30 Page 63 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (7/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
145-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
N7 TRDATA3 P55 D0[A0/D0]*1/ MTIOC4D/ ET0_EXOUT/ IRQ10
WAIT#/ TMO3 TXD7*1/
EDREQ0 SMOSI7*1/
SSDA7*1/CRX1
N8 VSS

N9 UB PC7 A23/CS0# MTIOC3A/ ET0_COL/TXD8/ MMC_D7-A IRQ14

MTCLKB/ SMOSI8/SSDA8/
TMO2/PO31/ SMOSI10/
TOC0/ SSDA10/TXD10/
CACREF MISOA-A
N10 TRSYNC P82 EDREQ1 MTIOC4A/ ET0_ETXD1/ MMC_D4-A
PO28 RMII0_TXD1/
SMOSI10/
SSDA10/TXD10
N11 PC3 A19 MTIOC4D/ ET0_TX_ER/ QMO-A/QIO0-A/
TCLKB/PO24 TXD5/SMOSI5/ SDHI_D0-A/
SSDA5 SDSI_D0-A/
MMC_D0-A
N12 TRSYNC1 P75 CS5# PO20 ET0_ERXD0/ SDHI_D2-A/
RMII0_RXD0/ SDSI_D2-A/
SCK11/RTS11# MMC_RES#-A
N13 TRDATA5 P74 A20/CS4# PO19 ET0_ERXD1/
RMII0_RXD1/
SS11#/CTS11#
Note 1. These pins are only enabled for products with 2 or 1.5 Mbytes of code flash memory.
Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

R01DS0276EJ0230 Rev.2.30 Page 64 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (1/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
144-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
1 AVSS0

2 P05 IRQ13 DA1

3 AVCC1

4 P03 IRQ11 DA0

5 AVSS1

6 P02 TMCI1 SCK6 IRQ10 AN120

7 P01 TMCI0 RXD6/SMISO6/ IRQ9 AN119

SSCL6
8 P00 TMRI0 TXD6/SMOSI6/ IRQ8 AN118
SSDA6
9 PF5 IRQ4

10 EMLE

11 PJ5 POE8# CTS2#/RTS2#/

SS2#
12 VSS

13 PJ3 EDACK1 MTIOC3C ET0_EXOUT/

CTS6#/RTS6#/
SS6#/CTS0#/
RTS0#/SS0#
14 VCL

15 VBATT

16 MD/FINED

17 XCIN

18 XCOUT

19 RES#

20 XTAL P37

21 VSS

22 EXTAL P36

23 VCC

24 UPSEL P35 NMI

25 TRST# P34 MTIOC0A/ ET0_LINKSTA/ IRQ4

TMCI3/PO12/ SCK6/SCK0
POE10#
26 P33 EDREQ1 MTIOC0D/ RXD6/SMISO6/ PCKO IRQ3-DS
TIOCD0/ SSCL6/RXD0/
TMRI3/PO11/ SMISO0/SSCL0/
POE4#/ CRX0
POE11#
27 P32 MTIOC0C/ TXD6/SMOSI6/ VSYNC IRQ2-DS
TIOCC0/ SSDA6/TXD0/
TMO3/PO10/ SMOSI0/SSDA0/
RTCIC2/ CTX0/
RTCOUT/ USB0_VBUSEN
POE0#/
POE10#
28 TMS P31 MTIOC4D/ CTS1#/RTS1#/ IRQ1-DS
TMCI2/PO9/ SS1#/SSLB0-A
RTCIC1
29 TDI P30 MTIOC4B/ RXD1/SMISO1/ IRQ0-DS
TMRI3/PO8/ SSCL1/MISOB-A
RTCIC0/
POE8#

R01DS0276EJ0230 Rev.2.30 Page 65 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (2/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
144-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
30 TCK P27 CS7# MTIOC2B/ SCK1/RSPCKB-
TMCI3/PO7 A
31 TDO P26 CS6# MTIOC2A/ TXD1/SMOSI1/
TMO1/PO6 SSDA1/CTS3#/
RTS3#/SS3#/
MOSIB-A
32 P25 CS5#/ MTIOC4C/ RXD3/SMISO3/ SDHI_CD*1/ ADTRG0
EDACK1 MTCLKB/ SSCL3 HSYNC #
TIOCA4/PO5
33 P24 CS4#/ MTIOC4A/ SCK3/ SDHI_WP*1/
EDREQ1 MTCLKA/ USB0_VBUSEN PIXCLK
TIOCB4/
TMRI1/PO4
34 P23 EDACK0 MTIOC3D/ TXD3/SMOSI3/ SDHI_D1-C*1/
MTCLKD/ SSDA3/CTS0#/ PIXD7
TIOCD3/PO3 RTS0#/SS0#
35 P22 EDREQ0 MTIOC3B/ SCK0/ SDHI_D0-C*1/
MTCLKC/ USB0_OVRCUR PIXD6
TIOCC3/ B
TMO0/PO2
36 P21 MTIOC1B/ RXD0/SMISO0/ SDHI_CLK-C*1/ IRQ9
MTIOC4A/ SSCL0/SCL1*1/ PIXD5
TIOCA3/ USB0_EXICEN
TMCI0/PO1
37 P20 MTIOC1A/ TXD0/SMOSI0/ SDHI_CMD-C*1/ IRQ8
TIOCB3/ SSDA0/SDA1*1/ PIXD4
TMRI0/PO0 USB0_ID
38 P17 MTIOC3A/ SCK1/TXD3/ SDHI_D3-C*1/ IRQ7 ADTRG1
MTIOC3B/ SMOSI3/SSDA3/ PIXD3 #
MTIOC4B/ SDA2-DS
TIOCB0/
TCLKD/TMO1/
PO15/POE8#
39 P87 MTIOC4C/ SMOSI10/ SDHI_D2-C*1/
TIOCA2 SSDA10/TXD10 PIXD2
40 P16 MTIOC3C/ TXD1/SMOSI1/ IRQ6 ADTRG0
MTIOC3D/ SSDA1/RXD3/ #
TIOCB1/ SMISO3/SSCL3/
TCLKC/TMO2/ SCL2-DS/
PO14/RTCOUT USB0_VBUSEN/
USB0_VBUS/
USB0_OVRCUR
B
41 P86 MTIOC4D/ SMISO10/ PIXD1
TIOCA0 SSCL10/RXD10
42 P15 MTIOC0B/ RXD1/SMISO1/ PIXD0 IRQ5
MTCLKB/ SSCL1/SCK3/
TIOCB2/ CRX1-DS
TCLKB/TMCI2/
PO13
43 P14 MTIOC3A/ CTS1#/RTS1#/ IRQ4
MTCLKA/ SS1#/CTX1/
TIOCB5/ USB0_OVRCUR
TCLKA/TMRI2/ A
PO15
44 P13 MTIOC0B/ TXD2/SMOSI2/ IRQ3 ADTRG1
TIOCA5/TMO3/ SSDA2/ #
PO13 SDA0[FM+]
45 P12 TMCI1 RXD2/SMISO2/ IRQ2
SSCL2/
SCL0[FM+]
46 VCC_USB

47 USB0_DM

48 USB0_DP

R01DS0276EJ0230 Rev.2.30 Page 66 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (3/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
144-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
49 VSS_USB

50 P56 EDACK1 MTIOC3C/ SCK7*1

TIOCA1
51 TRDATA3 P55 D0[A0/D0]*1/ MTIOC4D/ ET0_EXOUT/ IRQ10
WAIT#/ TMO3 TXD7*1/
EDREQ0 SMOSI7*1/
SSDA7*1/CRX1
52 TRDATA2 P54 ALE/D1[A1/ MTIOC4B/ ET0_LINKSTA/
D1]*1/ TMCI1 CTS2#/RTS2#/
EDACK0 SS2#/CTX1
53 P53*2 BCLK

54 P52 RD# RXD2/SMISO2/

SSCL2/SSLB3-A
55 P51 WR1#/ SCK2/SSLB2-A
BC1#/
WAIT#
56 P50 WR0#/WR# TXD2/SMOSI2/
SSDA2/SSLB1-A
57 VSS

58 TRCLK P83 EDACK1 MTIOC4C ET0_CRS/

RMII0_CRS_DV/
SCK10/SS10#/
CTS10#
59 VCC

60 UB PC7 A23/CS0# MTIOC3A/ ET0_COL/TXD8/ MMC_D7-A IRQ14

MTCLKB/ SMOSI8/SSDA8/
TMO2/PO31/ SMOSI10/
TOC0/ SSDA10/TXD10/
CACREF MISOA-A
61 PC6 D2[A2/D2]*1/ MTIOC3C/ ET0_ETXD3/ MMC_D6-A IRQ13
A22/CS1# MTCLKA/ RXD8/SMISO8/
TMCI2/PO30/ SSCL8/
TIC0 SMISO10/
SSCL10/RXD10/
MOSIA-A
62 PC5 D3[A3/D3]*1/ MTIOC3B/ ET0_ETXD2/ MMC_D5-A
A21/CS2#/ MTCLKD/ SCK8/SCK10/
WAIT# TMRI2/PO29 RSPCKA-A
63 TRSYNC P82 EDREQ1 MTIOC4A/ ET0_ETXD1/ MMC_D4-A
PO28 RMII0_TXD1/
SMOSI10/
SSDA10/TXD10
64 TRDATA1 P81 EDACK0 MTIOC3D/ ET0_ETXD0/ QIO3-A/SDHI_CD/
PO27 RMII0_TXD0/ MMC_D3-A
SMISO10/
SSCL10/RXD10
65 TRDATA0 P80 EDREQ0 MTIOC3B/ ET0_TX_EN/ QIO2-A/SDHI_WP/
PO26 RMII0_TXD_EN/ MMC_D2-A
SCK10/RTS10#
66 PC4 A20/CS3# MTIOC3D/ ET0_TX_CLK/ QMI-A/QIO1-A/
MTCLKC/ SCK5/CTS8#/ SDHI_D1-A/
TMCI1/PO25/ RTS8#/SS8#/ SDSI_D1-A/
POE0# SS10#/CTS10#/ MMC_D1-A
RTS10#/SSLA0-
A
67 PC3 A19 MTIOC4D/ ET0_TX_ER/ QMO-A/QIO0-A/
TCLKB/PO24 TXD5/SMOSI5/ SDHI_D0-A/
SSDA5 SDSI_D0-A/
MMC_D0-A
68 TRDATA7 P77 CS7# PO23 ET0_RX_ER/ QSPCLK-A/
RMII0_RX_ER/ SDHI_CLK-A/
SMOSI11/ SDSI_CLK-A/
SSDA11/TXD11 MMC_CLK-A

R01DS0276EJ0230 Rev.2.30 Page 67 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (4/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
144-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
69 TRDATA6 P76 CS6# PO22 ET0_RX_CLK/ QSSL-A/
REF50CK0/ SDHI_CMD-A/
SMISO11/ SDSI_CMD-A/
SSCL11/RXD11 MMC_CMD-A
70 PC2 A18 MTIOC4B/ ET0_RX_DV/ SDHI_D3-A/
TCLKA/PO21 RXD5/SMISO5/ SDSI_D3-A/
SSCL5/SSLA3-A MMC_CD-A
71 TRSYNC1 P75 CS5# PO20 ET0_ERXD0/ SDHI_D2-A/
RMII0_RXD0/ SDSI_D2-A/
SCK11/RTS11# MMC_RES#-A
72 TRDATA5 P74 A20/CS4# PO19 ET0_ERXD1/
RMII0_RXD1/
SS11#/CTS11#
73 PC1 A17 MTIOC3A/ ET0_ERXD2/ IRQ12
TCLKD/PO18 SCK5/SSLA2-A
74 VCC

75 PC0 A16 MTIOC3C/ ET0_ERXD3/ IRQ14

TCLKC/PO17 CTS5#/RTS5#/
SS5#/SSLA1-A
76 VSS

77 TRDATA4 P73 CS3# PO16 ET0_WOL

78 PB7 A15 MTIOC3B/ ET0_CRS/ SDSI_D1-B

TIOCB5/PO31 RMII0_CRS_DV/
TXD9/SMOSI9/
SSDA9/
SMOSI11/
SSDA11/TXD11
79 PB6 A14 MTIOC3D/ ET0_ETXD1/ SDSI_D0-B
TIOCA5/PO30 RMII0_TXD1/
RXD9/SMISO9/
SSCL9/
SMISO11/
SSCL11/RXD11
80 PB5 A13 MTIOC2A/ ET0_ETXD0/ SDSI_CLK-B LCD_CL
MTIOC1B/ RMII0_TXD0/ K-B*1
TIOCB4/ SCK9/SCK11
TMRI1/PO29/
POE4#
81 PB4 A12 TIOCA4/PO28 ET0_TX_EN/ SDSI_CMD-B LCD_TC
RMII0_TXD_EN/ ON0-B*1
CTS9#/RTS9#/
SS9#/SS11#/
CTS11#/RTS11#
82 PB3 A11 MTIOC0A/ ET0_RX_ER/ SDSI_D3-B LCD_TC
MTIOC4A/ RMII0_RX_ER/ ON1-B*1
TIOCD3/ SCK4/SCK6
TCLKD/TMO0/
PO27/POE11#
83 PB2 A10 TIOCC3/ ET0_RX_CLK/ SDSI_D2-B LCD_TC
TCLKC/PO26 REF50CK0/ ON2-B*1
CTS4#/RTS4#/
SS4#/CTS6#/
RTS6#/SS6#
84 PB1 A9 MTIOC0C/ ET0_ERXD0/ LCD_TC IRQ4-DS
MTIOC4C/ RMII0_RXD0/ ON3-B*1
TIOCB3/ TXD4/SMOSI4/
TMCI0/PO25 SSDA4/TXD6/
SMOSI6/SSDA6
85 P72 A19/CS2# ET0_MDC

86 P71 A18/CS1# ET0_MDIO

R01DS0276EJ0230 Rev.2.30 Page 68 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (5/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
144-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
87 PB0 A8 MTIC5W/ ET0_ERXD1/ LCD_DA IRQ12
TIOCA3/PO24 RMII0_RXD1/ TA0-B*1
RXD4/SMISO4/
SSCL4/RXD6/
SMISO6/SSCL6
88 PA7 A7 TIOCB2/PO23 ET0_WOL/ LCD_DA
MISOA-B TA1-B*1
89 PA6 A6 MTIC5V/ ET0_EXOUT/ LCD_DA
MTCLKB/ CTS5#/RTS5#/ TA2-B*1
TIOCA2/ SS5#/MOSIA-B
TMCI3/PO22/
POE10#
90 PA5 A5 MTIOC6B/ ET0_LINKSTA/ LCD_DA
TIOCB1/PO21 RSPCKA-B TA3-B*1
91 VCC

92 PA4 A4 MTIC5U/ ET0_MDC/TXD5/ LCD_DA IRQ5-DS

MTCLKA/ SMOSI5/SSDA5/ TA4-B*1
TIOCA1/ SSLA0-B
TMRI0/PO20
93 VSS

94 PA3 A3 MTIOC0D/ ET0_MDIO/ LCD_DA IRQ6-DS

MTCLKD/ RXD5/SMISO5/ TA5-B*1
TIOCD0/ SSCL5
TCLKB/PO19
95 PA2 A2 MTIOC7A/ RXD5/SMISO5/ LCD_DA
PO18 SSCL5/SSLA3-B TA6-B*1
96 PA1 A1 MTIOC0B/ ET0_WOL/ LCD_DA IRQ11
MTCLKC/ SCK5/SSLA2-B TA7-B*1
MTIOC7B/
TIOCB0/PO17
97 PA0 BC0#/A0 MTIOC4A/ ET0_TX_EN/ LCD_DA
MTIOC6D/ RMII0_TXD_EN/ TA8-B*1
TIOCA0/PO16/ SSLA1-B
CACREF
98 P67 DQM1/CS7# MTIOC7C IRQ15

99 P66 DQM0/CS6# MTIOC7D

100 P65 CKE/CS5#

101 PE7 D15[A15/ MTIOC6A/ MISOB-B SDHI_WP/ LCD_DA IRQ7 AN105

D15]/D7[A7/ TOC1 MMC_RES#-B TA9-B*1
D7]*1
102 PE6 D14[A14/ MTIOC6C/TIC1 MOSIB-B SDHI_CD/ LCD_DA IRQ6 AN104
D14]/D6[A6/ MMC_CD-B TA10-B*1
D6]*1
103 VCC

104 P70 SDCLK

105 VSS

106 PE5 D13[A13/ MTIOC4C/ ET0_RX_CLK/ LCD_DA IRQ5 AN103

D13]/D5[A5/ MTIOC2B REF50CK0/ TA11-B*1
D5]*1 RSPCKB-B
107 PE4 D12[A12/ MTIOC4D/ ET0_ERXD2/ LCD_DA AN102
D12]/D4[A4/ MTIOC1A/ SSLB0-B TA12-B*1
D4]*1 PO28
108 PE3 D11[A11/ MTIOC4B/ ET0_ERXD3/ MMC_D7-B LCD_DA AN101
D11]/D3[A3/ PO26/TOC3/ CTS12#/ TA13-B*1
D3]*1 POE8# RTS12#/SS12#
109 PE2 D10[A10/ MTIOC4A/ RXD12/ MMC_D6-B LCD_DA IRQ7-DS AN100
D10]/D2[A2/ PO23/TIC3 SMISO12/ TA14-B*1
D2]*1 SSCL12/
RXDX12/SSLB3-
B

R01DS0276EJ0230 Rev.2.30 Page 69 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (6/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
144-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
110 PE1 D9[A9/D9]/ MTIOC4C/ TXD12/ MMC_D5-B LCD_DA ANEX1
D1[A1/D1]*1 MTIOC3B/ SMOSI12/ TA15-B*1
PO18 SSDA12/
TXDX12/
SIOX12/SSLB2-
B
111 PE0 D8[A8/D8]/ MTIOC3D SCK12/SSLB1-B MMC_D4-B LCD_DA ANEX0
D0[A0/D0]*1 TA16-B*1
112 P64 WE#/D3[A3/
D3]*1/CS4#
113 P63 CAS#/
D2[A2/D2]*1/
CS3#
114 P62 RAS#/
D1[A1/D1]*1/
CS2#
115 P61 SDCS#/
D0[A0/D0]*1/
CS1#
116 VSS

117 P60 CS0#

118 VCC

119 PD7 D7[A7/D7] MTIC5U/ SSLC3-A QMI-B/QIO1-B/ LCD_DA IRQ7 AN107

POE0# SDHI_D1-B/ TA17-B*1
MMC_D1-B
120 PD6 D6[A6/D6] MTIC5V/ SSLC2-A QMO-B/QIO0-B/ LCD_DA IRQ6 AN106
MTIOC8A/ SDHI_D0-B/ TA18-B*1
POE4# MMC_D0-B
121 PD5 D5[A5/D5] MTIC5W/ SSLC1-A QSPCLK-B/ LCD_DA IRQ5 AN113
MTIOC8C/ SDHI_CLK-B/ TA19-B*1
POE10# MMC_CLK-B
122 PD4 D4[A4/D4] MTIOC8B/ SSLC0-A QSSL-B/ LCD_DA IRQ4 AN112
POE11# SDHI_CMD-B/ TA20-B*1
MMC_CMD-B
123 PD3 D3[A3/D3] MTIOC8D/ RSPCKC-A QIO3-B/SDHI_D3- LCD_DA IRQ3 AN111
TOC2/POE8# B/MMC_D3-B TA21-B*1
124 PD2 D2[A2/D2] MTIOC4D/TIC2 MISOC-A/CRX0 QIO2-B/SDHI_D2- LCD_DA IRQ2 AN110
B/MMC_D2-B TA22-B*1
125 PD1 D1[A1/D1] MTIOC4B/ MOSIC-A/CTX0 LCD_DA IRQ1 AN109
POE0# TA23-B*1
126 PD0 D0[A0/D0] POE4# LCD_EX IRQ0 AN108
TCLK-B
*1
127 P93 A19 POE0# CTS7#/RTS7#/ AN117
SS7#
128 P92 A18 POE4# RXD7/SMISO7/ AN116
SSCL7
129 P91 A17 SCK7 AN115

130 VSS

131 P90 A16 TXD7/SMOSI7/ AN114

SSDA7
132 VCC

133 P47 IRQ15- AN007

DS
134 P46 IRQ14- AN006
DS
135 P45 IRQ13- AN005
DS

R01DS0276EJ0230 Rev.2.30 Page 70 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.8 List of Pin and Pin Functions (144-Pin LFQFP) (7/7)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
144-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF, PDC) GLCDC Interrupt D/A
136 P44 IRQ12- AN004
DS
137 P43 IRQ11- AN003
DS
138 P42 IRQ10- AN002
DS
139 P41 IRQ9-DS AN001

140 VREFL0

141 P40 IRQ8-DS AN000

142 VREFH0

143 AVCC0

144 P07 IRQ15 ADTRG0

#
Note 1. These pins are only enabled for products with 2 or 1.5 Mbytes of code flash memory.
Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

R01DS0276EJ0230 Rev.2.30 Page 71 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.9 List of Pin and Pin Functions (100-Pin TFLGA) (1/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
A1 P05 IRQ13 DA1

A2 AVCC1

A3 P07 IRQ15 ADTRG0

#
A4 VREFL0

A5 P43 IRQ11- AN003

DS
A6 PD0 D0[A0/D0] POE4# LCD_EX IRQ0 AN108
TCLK-B
*1
A7 PD4 D4[A4/D4] MTIOC8B/ SSLC0-A QSSL-B/ LCD_DA IRQ4 AN112
POE11# SDHI_CMD-B/ TA20-B*1
MMC_CMD-B
A8 PE0 D8[A8/D8]/ MTIOC3D SCK12/SSLB1-B MMC_D4-B LCD_DA ANEX0
D0[A0/D0]*1 TA16-B*1
A9 PE1 D9[A9/D9]/ MTIOC4C/ TXD12/ MMC_D5-B LCD_DA ANEX1
D1[A1/D1]*1 MTIOC3B/ SMOSI12/ TA15-B*1
PO18 SSDA12/
TXDX12/
SIOX12/SSLB2-
B
A10 PE2 D10[A10/ MTIOC4A/ RXD12/ MMC_D6-B LCD_DA IRQ7-DS AN100
D10]/D2[A2/ PO23/TIC3 SMISO12/ TA14-B*1
D2]*1 SSCL12/
RXDX12/SSLB3-
B
B1 EMLE

B2 AVSS0

B3 AVCC0

B4 P40 IRQ8-DS AN000

B5 P44 IRQ12- AN004

DS
B6 PD1 D1[A1/D1] MTIOC4B/ MOSIC-A/CTX0 LCD_DA IRQ1 AN109
POE0# TA23-B*1
B7 PD3 D3[A3/D3] MTIOC8D/ RSPCKC-A QIO3-B/SDHI_D3- LCD_DA IRQ3 AN111
TOC2/POE8# B/MMC_D3-B TA21-B*1
B8 PD6 D6[A6/D6] MTIC5V/ SSLC2-A QMO-B/QIO0-B/ LCD_DA IRQ6 AN106
MTIOC8A/ SDHI_D0-B/ TA18-B*1
POE4# MMC_D0-B
B9 PD7 D7[A7/D7] MTIC5U/ SSLC3-A QMI-B/QIO1-B/ LCD_DA IRQ7 AN107
POE0# SDHI_D1-B/ TA17-B*1
MMC_D1-B
B10 PE3 D11[A11/ MTIOC4B/ ET0_ERXD3/ MMC_D7-B LCD_DA AN101
D11]/D3[A3/ PO26/TOC3/ CTS12#/ TA13-B*1
D3]*1 POE8# RTS12#/SS12#
C1 VCL

C2 AVSS1

C3 PJ3 EDACK1 MTIOC3C ET0_EXOUT/

CTS6#/RTS6#/
SS6#/CTS0#/
RTS0#/SS0#
C4 VREFH0

C5 P42 IRQ10- AN002

DS
C6 P47 IRQ15- AN007
DS

R01DS0276EJ0230 Rev.2.30 Page 72 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.9 List of Pin and Pin Functions (100-Pin TFLGA) (2/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
C7 PD2 D2[A2/D2] MTIOC4D/TIC2 MISOC-A/CRX0 QIO2-B/SDHI_D2- LCD_DA IRQ2 AN110
B/MMC_D2-B TA22-B*1
C8 PD5 D5[A5/D5] MTIC5W/ SSLC1-A QSPCLK-B/ LCD_DA IRQ5 AN113
MTIOC8C/ SDHI_CLK-B/ TA19-B*1
POE10# MMC_CLK-B
C9 PE5 D13[A13/ MTIOC4C/ ET0_RX_CLK/ LCD_DA IRQ5 AN103
D13]/D5[A5/ MTIOC2B REF50CK0/ TA11-B*1
D5]*1 RSPCKB-B
C10 PE4 D12[A12/ MTIOC4D/ ET0_ERXD2/ LCD_DA AN102
D12]/D4[A4/ MTIOC1A/ SSLB0-B TA12-B*1
D4]*1 PO28
D1 XCIN

D2 XCOUT

D3 MD/FINED

D4 VBATT

D5 P45 IRQ13- AN005

DS
D6 P46 IRQ14- AN006
DS
D7 PE6 D14[A14/ MTIOC6C/TIC1 MOSIB-B SDHI_CD/ LCD_DA IRQ6 AN104
D14]/D6[A6/ MMC_CD-B TA10-B*1
D6]*1
D8 PE7 D15[A15/ MTIOC6A/ MISOB-B SDHI_WP/ LCD_DA IRQ7 AN105
D15]/D7[A7/ TOC1 MMC_RES#-B TA9-B*1
D7]*1
D9 PA1 A1 MTIOC0B/ ET0_WOL/ LCD_DA IRQ11
MTCLKC/ SCK5/SSLA2-B TA7-B*1
MTIOC7B/
TIOCB0/PO17
D10 PA0 BC0#/A0 MTIOC4A/ ET0_TX_EN/ LCD_DA
MTIOC6D/ RMII0_TXD_EN/ TA8-B*1
TIOCA0/PO16/ SSLA1-B
CACREF
E1 XTAL P37

E2 VSS

E3 RES#

E4 TRST# P34 MTIOC0A/ ET0_LINKSTA/ IRQ4

TMCI3/PO12/ SCK6/SCK0
POE10#
E5 P41 IRQ9-DS AN001

E6 PA2 A2 MTIOC7A/ RXD5/SMISO5/ LCD_DA

PO18 SSCL5/SSLA3-B TA6-B*1
E7 PA6 A6 MTIC5V/ ET0_EXOUT/ LCD_DA
MTCLKB/ CTS5#/RTS5#/ TA2-B*1
TIOCA2/ SS5#/MOSIA-B
TMCI3/PO22/
POE10#
E8 PA4 A4 MTIC5U/ ET0_MDC/TXD5/ LCD_DA IRQ5-DS
MTCLKA/ SMOSI5/SSDA5/ TA4-B*1
TIOCA1/ SSLA0-B
TMRI0/PO20
E9 PA5 A5 MTIOC6B/ ET0_LINKSTA/ LCD_DA
TIOCB1/PO21 RSPCKA-B TA3-B*1
E10 PA3 A3 MTIOC0D/ ET0_MDIO/ LCD_DA IRQ6-DS
MTCLKD/ RXD5/SMISO5/ TA5-B*1
TIOCD0/ SSCL5
TCLKB/PO19
F1 EXTAL P36

R01DS0276EJ0230 Rev.2.30 Page 73 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.9 List of Pin and Pin Functions (100-Pin TFLGA) (3/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
F2 VCC

F3 UPSEL P35 NMI

F4 P32 MTIOC0C/ TXD6/SMOSI6/ IRQ2-DS

TIOCC0/ SSDA6/TXD0/
TMO3/PO10/ SMOSI0/SSDA0/
RTCIC2/ CTX0/
RTCOUT/ USB0_VBUSEN
POE0#/
POE10#
F5 P12 TMCI1 RXD2/SMISO2/ IRQ2
SSCL2/
SCL0[FM+]
F6 PB3 A11 MTIOC0A/ ET0_RX_ER/ SDSI_D3-B LCD_TC
MTIOC4A/ RMII0_RX_ER/ ON1-B*1
TIOCD3/ SCK6
TCLKD/TMO0/
PO27/POE11#
F7 PB2 A10 TIOCC3/ ET0_RX_CLK/ SDSI_D2-B LCD_TC
TCLKC/PO26 REF50CK0/ ON2-B*1
CTS6#/RTS6#/
SS6#
F8 PB0 A8 MTIC5W/ ET0_ERXD1/ LCD_DA IRQ12
TIOCA3/PO24 RMII0_RXD1/ TA0-B*1
RXD6/SMISO6/
SSCL6
F9 PA7 A7 TIOCB2/PO23 ET0_WOL/ LCD_DA
MISOA-B TA1-B*1
F10 VSS

G1 P33 EDREQ1 MTIOC0D/ RXD6/SMISO6/ IRQ3-DS

TIOCD0/ SSCL6/RXD0/
TMRI3/PO11/ SMISO0/SSCL0/
POE4#/ CRX0
POE11#
G2 TMS P31 MTIOC4D/ CTS1#/RTS1#/ IRQ1-DS
TMCI2/PO9/ SS1#/SSLB0-A
RTCIC1
G3 TDI P30 MTIOC4B/ RXD1/SMISO1/ IRQ0-DS
TMRI3/PO8/ SSCL1/MISOB-A
RTCIC0/
POE8#
G4 TCK P27 CS7# MTIOC2B/ SCK1/RSPCKB-
TMCI3/PO7 A
G5 P53*2 BCLK

G6 P52 RD# RXD2/SMISO2/

SSCL2/SSLB3-A
G7 PB5 A13 MTIOC2A/ ET0_ETXD0/ SDSI_CLK-B LCD_CL
MTIOC1B/ RMII0_TXD0/ K-B*1
TIOCB4/ SCK9/SCK11
TMRI1/PO29/
POE4#
G8 PB4 A12 TIOCA4/PO28 ET0_TX_EN/ SDSI_CMD-B LCD_TC
RMII0_TXD_EN/ ON0-B*1
CTS9#/RTS9#/
SS9#/SS11#/
CTS11#/RTS11#
G9 PB1 A9 MTIOC0C/ ET0_ERXD0/ LCD_TC IRQ4-DS
MTIOC4C/ RMII0_RXD0/ ON3-B*1
TIOCB3/ TXD6/SMOSI6/
TMCI0/PO25 SSDA6
G10 VCC

R01DS0276EJ0230 Rev.2.30 Page 74 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.9 List of Pin and Pin Functions (100-Pin TFLGA) (4/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
H1 TDO P26 CS6# MTIOC2A/ TXD1/SMOSI1/
TMO1/PO6 SSDA1/CTS3#/
RTS3#/SS3#/
MOSIB-A
H2 P25 CS5#/ MTIOC4C/ RXD3/SMISO3/ ADTRG0
EDACK1 MTCLKB/ SSCL3 #
TIOCA4/PO5
H3 P16 MTIOC3C/ TXD1/SMOSI1/ IRQ6 ADTRG0
MTIOC3D/ SSDA1/RXD3/ #
TIOCB1/ SMISO3/SSCL3/
TCLKC/TMO2/ SCL2-DS/
PO14/RTCOUT USB0_VBUSEN/
USB0_VBUS/
USB0_OVRCUR
B
H4 P15 MTIOC0B/ RXD1/SMISO1/ IRQ5
MTCLKB/ SSCL1/SCK3/
TIOCB2/ CRX1-DS
TCLKB/TMCI2/
PO13
H5 P55 D0[A0/D0]*1/ MTIOC4D/ ET0_EXOUT/ IRQ10
WAIT#/ TMO3 CRX1
EDREQ0
H6 P54 ALE/D1[A1/ MTIOC4B/ ET0_LINKSTA/
D1]*1/ TMCI1 CTS2#/RTS2#/
EDACK0 SS2#/CTX1
H7 UB PC7 A23/CS0# MTIOC3A/ ET0_COL/TXD8/ IRQ14
MTCLKB/ SMOSI8/SSDA8/
TMO2/PO31/ SMOSI10/
TOC0/ SSDA10/TXD10/
CACREF MISOA-A
H8 PC6 D2[A2/D2]*1/ MTIOC3C/ ET0_ETXD3/ IRQ13
A22/CS1# MTCLKA/ RXD8/SMISO8/
TMCI2/PO30/ SSCL8/
TIC0 SMISO10/
SSCL10/RXD10/
MOSIA-A
H9 PB6 A14 MTIOC3D/ ET0_ETXD1/ SDSI_D0-B
TIOCA5/PO30 RMII0_TXD1/
RXD9/SMISO9/
SSCL9/
SMISO11/
SSCL11/RXD11
H10 PB7 A15 MTIOC3B/ ET0_CRS/ SDSI_D1-B
TIOCB5/PO31 RMII0_CRS_DV/
TXD9/SMOSI9/
SSDA9/
SMOSI11/
SSDA11/TXD11
J1 P24 CS4#/ MTIOC4A/ SCK3/
EDREQ1 MTCLKA/ USB0_VBUSEN
TIOCB4/
TMRI1/PO4
J2 P21 MTIOC1B/ RXD0/SMISO0/ IRQ9
MTIOC4A/ SSCL0/SCL1*1/
TIOCA3/ USB0_EXICEN
TMCI0/PO1
J3 P17 MTIOC3A/ SCK1/TXD3/ IRQ7 ADTRG1
MTIOC3B/ SMOSI3/SSDA3/ #
MTIOC4B/ SDA2-DS
TIOCB0/
TCLKD/TMO1/
PO15/POE8#
J4 P13 MTIOC0B/ TXD2/SMOSI2/ IRQ3 ADTRG1
TIOCA5/TMO3/ SSDA2/ #
PO13 SDA0[FM+]
J5 VSS_USB

R01DS0276EJ0230 Rev.2.30 Page 75 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.9 List of Pin and Pin Functions (100-Pin TFLGA) (5/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
TFLGA Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
J6 VCC_USB

J7 P50 WR0#/WR# TXD2/SMOSI2/

SSDA2/SSLB1-A
J8 PC4 A20/CS3# MTIOC3D/ ET0_TX_CLK/
MTCLKC/ SCK5/CTS8#/
TMCI1/PO25/ RTS8#/SS8#/
POE0# SS10#/CTS10#/
RTS10#/SSLA0-
A
J9 PC0 A16 MTIOC3C/ ET0_ERXD3/ IRQ14
TCLKC/PO17 CTS5#/RTS5#/
SS5#/SSLA1-A
J10 PC1 A17 MTIOC3A/ ET0_ERXD2/ IRQ12
TCLKD/PO18 SCK5/SSLA2-A
K1 P23 EDACK0 MTIOC3D/ TXD3/SMOSI3/
MTCLKD/ SSDA3/CTS0#/
TIOCD3/PO3 RTS0#/SS0#
K2 P22 EDREQ0 MTIOC3B/ SCK0/
MTCLKC/ USB0_OVRCUR
TIOCC3/ B
TMO0/PO2
K3 P20 MTIOC1A/ TXD0/SMOSI0/ IRQ8
TIOCB3/ SSDA0/SDA1*1/
TMRI0/PO0 USB0_ID
K4 P14 MTIOC3A/ CTS1#/RTS1#/ IRQ4
MTCLKA/ SS1#/CTX1/
TIOCB5/ USB0_OVRCUR
TCLKA/TMRI2/ A
PO15
K5 USB0_DM

K6 USB0_DP

K7 P51 WR1#/ SCK2/SSLB2-A

BC1#/
WAIT#
K8 PC5 D3[A3/D3]*1/ MTIOC3B/ ET0_ETXD2/
A21/CS2#/ MTCLKD/ SCK8/SCK10/
WAIT# TMRI2/PO29 RSPCKA-A
K9 PC3 A19 MTIOC4D/ ET0_TX_ER/
TCLKB/PO24 TXD5/SMOSI5/
SSDA5

K10 PC2 A18 MTIOC4B/ ET0_RX_DV/

TCLKA/PO21 RXD5/SMISO5/
SSCL5/SSLA3-A
Note 1. These pins are only enabled for products with 2 or 1.5 Mbytes of code flash memory.
Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

R01DS0276EJ0230 Rev.2.30 Page 76 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (1/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
1 AVCC1

2 EMLE

3 AVSS1

4 PJ3 EDACK1 MTIOC3C ET0_EXOUT/

CTS6#/RTS6#/
SS6#/CTS0#/
RTS0#/SS0#
5 VCL

6 VBATT

7 MD/FINED

8 XCIN

9 XCOUT

10 RES#

11 XTAL P37

12 VSS

13 EXTAL P36

14 VCC

15 UPSEL P35 NMI

16 TRST# P34 MTIOC0A/ ET0_LINKSTA/ IRQ4

TMCI3/PO12/ SCK6/SCK0
POE10#
17 P33 EDREQ1 MTIOC0D/ RXD6/SMISO6/ IRQ3-DS
TIOCD0/ SSCL6/RXD0/
TMRI3/PO11/ SMISO0/SSCL0/
POE4#/ CRX0
POE11#
18 P32 MTIOC0C/ TXD6/SMOSI6/ IRQ2-DS
TIOCC0/ SSDA6/TXD0/
TMO3/PO10/ SMOSI0/SSDA0/
RTCIC2/ CTX0/
RTCOUT/ USB0_VBUSEN
POE0#/
POE10#
19 TMS P31 MTIOC4D/ CTS1#/RTS1#/ IRQ1-DS
TMCI2/PO9/ SS1#/SSLB0-A
RTCIC1
20 TDI P30 MTIOC4B/ RXD1/SMISO1/ IRQ0-DS
TMRI3/PO8/ SSCL1/MISOB-A
RTCIC0/
POE8#
21 TCK P27 CS7# MTIOC2B/ SCK1/RSPCKB-
TMCI3/PO7 A
22 TDO P26 CS6# MTIOC2A/ TXD1/SMOSI1/
TMO1/PO6 SSDA1/CTS3#/
RTS3#/SS3#/
MOSIB-A
23 P25 CS5#/ MTIOC4C/ RXD3/SMISO3/ ADTRG0
EDACK1 MTCLKB/ SSCL3 #
TIOCA4/PO5
24 P24 CS4#/ MTIOC4A/ SCK3/
EDREQ1 MTCLKA/ USB0_VBUSEN
TIOCB4/
TMRI1/PO4
25 P23 EDACK0 MTIOC3D/ TXD3/SMOSI3/
MTCLKD/ SSDA3/CTS0#/
TIOCD3/PO3 RTS0#/SS0#

R01DS0276EJ0230 Rev.2.30 Page 77 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (2/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
26 P22 EDREQ0 MTIOC3B/ SCK0/
MTCLKC/ USB0_OVRCUR
TIOCC3/ B
TMO0/PO2
27 P21 MTIOC1B/ RXD0/SMISO0/ IRQ9
MTIOC4A/ SSCL0/SCL1*1/
TIOCA3/ USB0_EXICEN
TMCI0/PO1
28 P20 MTIOC1A/ TXD0/SMOSI0/ IRQ8
TIOCB3/ SSDA0/SDA1*1/
TMRI0/PO0 USB0_ID
29 P17 MTIOC3A/ SCK1/TXD3/ IRQ7 ADTRG1
MTIOC3B/ SMOSI3/SSDA3/ #
MTIOC4B/ SDA2-DS
TIOCB0/
TCLKD/TMO1/
PO15/POE8#
30 P16 MTIOC3C/ TXD1/SMOSI1/ IRQ6 ADTRG0
MTIOC3D/ SSDA1/RXD3/ #
TIOCB1/ SMISO3/SSCL3/
TCLKC/TMO2/ SCL2-DS/
PO14/RTCOUT USB0_VBUSEN/
USB0_VBUS/
USB0_OVRCUR
B
31 P15 MTIOC0B/ RXD1/SMISO1/ IRQ5
MTCLKB/ SSCL1/SCK3/
TIOCB2/ CRX1-DS
TCLKB/TMCI2/
PO13
32 P14 MTIOC3A/ CTS1#/RTS1#/ IRQ4
MTCLKA/ SS1#/CTX1/
TIOCB5/ USB0_OVRCUR
TCLKA/TMRI2/ A
PO15
33 P13 MTIOC0B/ TXD2/SMOSI2/ IRQ3 ADTRG1
TIOCA5/TMO3/ SSDA2/ #
PO13 SDA0[FM+]
34 P12 TMCI1 RXD2/SMISO2/ IRQ2
SSCL2/
SCL0[FM+]
35 VCC_USB

36 USB0_DM

37 USB0_DP

38 VSS_USB

39 P55 D0[A0/D0]*1/ MTIOC4D/ ET0_EXOUT/ IRQ10

WAIT#/ TMO3 CRX1
EDREQ0
40 P54 ALE/D1[A1/ MTIOC4B/ ET0_LINKSTA/
D1]*1/ TMCI1 CTS2#/RTS2#/
EDACK0 SS2#/CTX1
41 P53*2 BCLK

42 P52 RD# RXD2/SMISO2/

SSCL2/SSLB3-A
43 P51 WR1#/ SCK2/SSLB2-A
BC1#/
WAIT#
44 P50 WR0#/WR# TXD2/SMOSI2/
SSDA2/SSLB1-A

R01DS0276EJ0230 Rev.2.30 Page 78 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (3/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
45 UB PC7 A23/CS0# MTIOC3A/ ET0_COL/TXD8/ IRQ14
MTCLKB/ SMOSI8/SSDA8/
TMO2/PO31/ SMOSI10/
TOC0/ SSDA10/TXD10/
CACREF MISOA-A
46 PC6 D2[A2/D2]*1/ MTIOC3C/ ET0_ETXD3/ IRQ13
A22/CS1# MTCLKA/ RXD8/SMISO8/
TMCI2/PO30/ SSCL8/
TIC0 SMISO10/
SSCL10/RXD10/
MOSIA-A
47 PC5 D3[A3/D3]*1/ MTIOC3B/ ET0_ETXD2/
A21/CS2#/ MTCLKD/ SCK8/SCK10/
WAIT# TMRI2/PO29 RSPCKA-A
48 PC4 A20/CS3# MTIOC3D/ ET0_TX_CLK/
MTCLKC/ SCK5/CTS8#/
TMCI1/PO25/ RTS8#/SS8#/
POE0# SS10#/CTS10#/
RTS10#/SSLA0-
A
49 PC3 A19 MTIOC4D/ ET0_TX_ER/
TCLKB/PO24 TXD5/SMOSI5/
SSDA5
50 PC2 A18 MTIOC4B/ ET0_RX_DV/
TCLKA/PO21 RXD5/SMISO5/
SSCL5/SSLA3-A
51 PC1 A17 MTIOC3A/ ET0_ERXD2/ IRQ12
TCLKD/PO18 SCK5/SSLA2-A
52 PC0 A16 MTIOC3C/ ET0_ERXD3/ IRQ14
TCLKC/PO17 CTS5#/RTS5#/
SS5#/SSLA1-A
53 PB7 A15 MTIOC3B/ ET0_CRS/ SDSI_D1-B
TIOCB5/PO31 RMII0_CRS_DV/
TXD9/SMOSI9/
SSDA9/
SMOSI11/
SSDA11/TXD11
54 PB6 A14 MTIOC3D/ ET0_ETXD1/ SDSI_D0-B
TIOCA5/PO30 RMII0_TXD1/
RXD9/SMISO9/
SSCL9/
SMISO11/
SSCL11/RXD11
55 PB5 A13 MTIOC2A/ ET0_ETXD0/ SDSI_CLK-B LCD_CL
MTIOC1B/ RMII0_TXD0/ K-B*1
TIOCB4/ SCK9/SCK11
TMRI1/PO29/
POE4#
56 PB4 A12 TIOCA4/PO28 ET0_TX_EN/ SDSI_CMD-B LCD_TC
RMII0_TXD_EN/ ON0-B*1
CTS9#/RTS9#/
SS9#/SS11#/
CTS11#/RTS11#
57 PB3 A11 MTIOC0A/ ET0_RX_ER/ SDSI_D3-B LCD_TC
MTIOC4A/ RMII0_RX_ER/ ON1-B*1
TIOCD3/ SCK6
TCLKD/TMO0/
PO27/POE11#
58 PB2 A10 TIOCC3/ ET0_RX_CLK/ SDSI_D2-B LCD_TC
TCLKC/PO26 REF50CK0/ ON2-B*1
CTS6#/RTS6#/
SS6#
59 PB1 A9 MTIOC0C/ ET0_ERXD0/ LCD_TC IRQ4-DS
MTIOC4C/ RMII0_RXD0/ ON3-B*1
TIOCB3/ TXD6/SMOSI6/
TMCI0/PO25 SSDA6

R01DS0276EJ0230 Rev.2.30 Page 79 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (4/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
60 VCC

61 PB0 A8 MTIC5W/ ET0_ERXD1/ LCD_DA IRQ12

TIOCA3/PO24 RMII0_RXD1/ TA0-B*1
RXD6/SMISO6/
SSCL6
62 VSS

63 PA7 A7 TIOCB2/PO23 ET0_WOL/ LCD_DA

MISOA-B TA1-B*1
64 PA6 A6 MTIC5V/ ET0_EXOUT/ LCD_DA
MTCLKB/ CTS5#/RTS5#/ TA2-B*1
TIOCA2/ SS5#/MOSIA-B
TMCI3/PO22/
POE10#
65 PA5 A5 MTIOC6B/ ET0_LINKSTA/ LCD_DA
TIOCB1/PO21 RSPCKA-B TA3-B*1
66 PA4 A4 MTIC5U/ ET0_MDC/TXD5/ LCD_DA IRQ5-DS
MTCLKA/ SMOSI5/SSDA5/ TA4-B*1
TIOCA1/ SSLA0-B
TMRI0/PO20
67 PA3 A3 MTIOC0D/ ET0_MDIO/ LCD_DA IRQ6-DS
MTCLKD/ RXD5/SMISO5/ TA5-B*1
TIOCD0/ SSCL5
TCLKB/PO19
68 PA2 A2 MTIOC7A/ RXD5/SMISO5/ LCD_DA
PO18 SSCL5/SSLA3-B TA6-B*1
69 PA1 A1 MTIOC0B/ ET0_WOL/ LCD_DA IRQ11
MTCLKC/ SCK5/SSLA2-B TA7-B*1
MTIOC7B/
TIOCB0/PO17
70 PA0 BC0#/A0 MTIOC4A/ ET0_TX_EN/ LCD_DA
MTIOC6D/ RMII0_TXD_EN/ TA8-B*1
TIOCA0/PO16/ SSLA1-B
CACREF
71 PE7 D15[A15/ MTIOC6A/ MISOB-B SDHI_WP/ LCD_DA IRQ7 AN105
D15]/D7[A7/ TOC1 MMC_RES#-B TA9-B*1
D7]*1
72 PE6 D14[A14/ MTIOC6C/TIC1 MOSIB-B SDHI_CD/ LCD_DA IRQ6 AN104
D14]/D6[A6/ MMC_CD-B TA10-B*1
D6]*1
73 PE5 D13[A13/ MTIOC4C/ ET0_RX_CLK/ LCD_DA IRQ5 AN103
D13]/D5[A5/ MTIOC2B REF50CK0/ TA11-B*1
D5]*1 RSPCKB-B
74 PE4 D12[A12/ MTIOC4D/ ET0_ERXD2/ LCD_DA AN102
D12]/D4[A4/ MTIOC1A/ SSLB0-B TA12-B*1
D4]*1 PO28
75 PE3 D11[A11/ MTIOC4B/ ET0_ERXD3/ MMC_D7-B LCD_DA AN101
D11]/D3[A3/ PO26/TOC3/ CTS12#/ TA13-B*1
D3]*1 POE8# RTS12#/SS12#
76 PE2 D10[A10/ MTIOC4A/ RXD12/ MMC_D6-B LCD_DA IRQ7-DS AN100
D10]/D2[A2/ PO23/TIC3 SMISO12/ TA14-B*1
D2]*1 SSCL12/
RXDX12/SSLB3-
B
77 PE1 D9[A9/D9]/ MTIOC4C/ TXD12/ MMC_D5-B LCD_DA ANEX1
D1[A1/D1]*1 MTIOC3B/ SMOSI12/ TA15-B*1
PO18 SSDA12/
TXDX12/
SIOX12/SSLB2-
B
78 PE0 D8[A8/D8]/ MTIOC3D SCK12/SSLB1-B MMC_D4-B LCD_DA ANEX0
D0[A0/D0]*1 TA16-B*1

R01DS0276EJ0230 Rev.2.30 Page 80 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (5/5)
Pin Memory Interface
Number Timer Communication Camera Interface
(MTU, TPU,
Power Supply Bus TMR, PPG, (ETHERC, SCI,
100-Pin Clock System EXDMAC RTC, CMTW, RSPI, RIIC, (QSPI, SDHI, SDSI, A/D
LFQFP Control I/O Port SDRAMC POE, CAC) CAN, USB) MMCIF) GLCDC Interrupt D/A
79 PD7 D7[A7/D7] MTIC5U/ SSLC3-A QMI-B/QIO1-B/ LCD_DA IRQ7 AN107
POE0# SDHI_D1-B/ TA17-B*1
MMC_D1-B
80 PD6 D6[A6/D6] MTIC5V/ SSLC2-A QMO-B/QIO0-B/ LCD_DA IRQ6 AN106
MTIOC8A/ SDHI_D0-B/ TA18-B*1
POE4# MMC_D0-B
81 PD5 D5[A5/D5] MTIC5W/ SSLC1-A QSPCLK-B/ LCD_DA IRQ5 AN113
MTIOC8C/ SDHI_CLK-B/ TA19-B*1
POE10# MMC_CLK-B
82 PD4 D4[A4/D4] MTIOC8B/ SSLC0-A QSSL-B/ LCD_DA IRQ4 AN112
POE11# SDHI_CMD-B/ TA20-B*1
MMC_CMD-B
83 PD3 D3[A3/D3] MTIOC8D/ RSPCKC-A QIO3-B/SDHI_D3- LCD_DA IRQ3 AN111
TOC2/POE8# B/MMC_D3-B TA21-B*1
84 PD2 D2[A2/D2] MTIOC4D/TIC2 MISOC-A/CRX0 QIO2-B/SDHI_D2- LCD_DA IRQ2 AN110
B/MMC_D2-B TA22-B*1
85 PD1 D1[A1/D1] MTIOC4B/ MOSIC-A/CTX0 LCD_DA IRQ1 AN109
POE0# TA23-B*1
86 PD0 D0[A0/D0] POE4# LCD_EX IRQ0 AN108
TCLK-B
*1
87 P47 IRQ15- AN007
DS
88 P46 IRQ14- AN006
DS
89 P45 IRQ13- AN005
DS
90 P44 IRQ12- AN004
DS
91 P43 IRQ11- AN003
DS
92 P42 IRQ10- AN002
DS
93 P41 IRQ9-DS AN001

94 VREFL0

95 P40 IRQ8-DS AN000

96 VREFH0

97 AVCC0

98 P07 IRQ15 ADTRG0

#
99 AVSS0

100 P05 IRQ13 DA1

Note 1. These pins are only enabled for products with 2 or 1.5 Mbytes of code flash memory.
Note 2. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

R01DS0276EJ0230 Rev.2.30 Page 81 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.11 List of Pin and Pin Functions (64-Pin TFBGA) (1/2)
Pin
Number Timer Communication Memory Interface
Power Supply (MTU, TPU, TMR,
64-Pin Clock System RTC, CMTW, POE, (SCI, RSPI, RIIC, A/D
TFBGA Control I/O Port CAC) USB) (QSPI, SDHI) Interrupt D/A
A1 AVCC1
A2 AVSS0
A3 VREFH0
A4 VREFL0
A5 PD2 MTIOC4D/TIC2 QIO2-B/SDHI_D2-B IRQ2 AN110
A6 PD7 MTIC5U/POE0# QMI-B/QIO1-B/ IRQ7 AN107
SDHI_D1-B
A7 PE0 MTIOC3D SCK12 ANEX0
A8 PE2 MTIOC4A/TIC3 RXD12/SSCL12/ IRQ7-DS
RXDX12
B1 EMLE
B2 AVSS1
B3 AVCC0
B4 P42 IRQ10-DS AN002
B5 PD3 MTIOC8D/TOC2/ QIO3-B/SDHI_D3-B IRQ3 AN111
POE8#
B6 PD6 MTIC5V/MTIOC8A/ QMO-B/QIO0-B/ IRQ6 AN106
POE4# SDHI_D0-B
B7 PE1 MTIOC4C/MTIOC3B TXD12/SSDA12/ ANEX1
TXDX12/SIOX12
B8 PE6 MTIOC6C/TIC1 SDHI_CD IRQ6
C1 VCL
C2 VBATT
C3 MD/FINED
C4 P41 IRQ9-DS AN001
C5 PD4 MTIOC8B/POE11# QSSL-B/SDHI_CMD- IRQ4 AN112
B
C6 PD5 MTIC5W/MTIOC8C/ QSPCLK-B/ IRQ5 AN113
POE10# SDHI_CLK-B
C7 PA1 MTIOC0B/MTCLKC/ SCK5 IRQ11
MTIOC7B/TIOCB0
C8 PE7 MTIOC6A/TOC1 SDHI_WP IRQ7
D1 XCIN
D2 XCOUT
D3 RES#
D4 P40 IRQ8-DS AN000
D5 P43 IRQ11-DS AN003
D6 PA6 MTIC5V/MTCLKB/ CTS5#/RTS5#/SS5#
TIOCA2/TMCI3/
POE10#
D7 PA2 MTIOC7A RXD5/SMISO5/
SSCL5
D8 PA4 MTIC5U/MTCLKA/ TXD5/SMOSI5/ IRQ5-DS
TIOCA1/TMRI0 SSDA5
E1 XTAL P37
E2 VSS
E3 TRST# P34 MTIOC0A/TMCI3/ IRQ4
POE10#
E4 P13 MTIOC0B/TIOCA5/ TXD2/SSDA2/ IRQ3 ADTRG1#
TMO3 SDA0[FM+]
E5 BSCANP

R01DS0276EJ0230 Rev.2.30 Page 82 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.11 List of Pin and Pin Functions (64-Pin TFBGA) (2/2)
Pin
Number Timer Communication Memory Interface
Power Supply (MTU, TPU, TMR,
64-Pin Clock System RTC, CMTW, POE, (SCI, RSPI, RIIC, A/D
TFBGA Control I/O Port CAC) USB) (QSPI, SDHI) Interrupt D/A
E6 PA7 TIOCB2
E7 VCC
E8 VSS
F1 EXTAL P36
F2 VCC
F3 UPSEL P35 NMI
F4 P12 TMCI1 RXD2/SSCL2/ IRQ2
SCL0[FM+]
F5 P53
F6 PB7 MTIOC3B/TIOCB5 TXD9/SSDA9/
SSDA11/TXD11
F7 PB6 MTIOC3D/TIOCA5 RXD9/SSCL9/
SSCL11/RXD11
F8 PB5 MTIOC2A/MTIOC1B/ SCK9/SCK11
TIOCB4/TMRI1/
POE4#
G1 TCK P27 MTIOC2B/TMCI3 SCK1/RSPCKB-A
G2 TMS P31 MTIOC4D/TMCI2/ CTS1#/RTS1#/SS1#/ IRQ1-DS
RTCIC1 SSLB0-A
G3 TDI P30 MTIOC4B/TMRI3/ RXD1/SMISO1/ IRQ0-DS
RTCIC0/POE8# SSCL1/MISOB-A
G4 VCC_USB
G5 VSS_USB
G6 UB PC7 MTIOC3A/MTCLKB/ TXD8/SMOSI8/ IRQ14
TMO2/TOC0/ SSDA8/SMOSI10/
CACREF SSDA10/TXD10/
MISOA-A
G7 PC5 MTIOC3B/MTCLKD/ SCK8/SCK10/
TMRI2 RSPCKA-A
G8 PC0 MTIOC3C/TCLKC SSLA1-A IRQ14
H1 TDO P26 MTIOC2A/TMO1 TXD1/SMOSI1/
SSDA1/CTS3#/
RTS3#/MOSIB-A
H2 P17 MTIOC3A/MTIOC3B/ SCK1/TXD3/SSDA3/ IRQ7 ADTRG1#
MTIOC4B/TIOCB0/ SDA2-DS
TCLKD/TMO1/
POE8#
H3 P16 MTIOC3C/MTIOC3D/ TXD1/SMOSI1/ IRQ6 ADTRG0#
TIOCB1/TCLKC/ SSDA1/RXD3/
TMO2/RTCOUT SSCL3/SCL2-DS/
USB0_VBUS
H4 USB0_DM
H5 USB0_DP
H6 PC6 MTIOC3C/MTCLKA/ RXD8/SMISO8/ IRQ13
TMCI2/TIC0 SSCL8/SMISO10/
SSCL10/RXD10/
MOSIA-A
H7 PC4 MTIOC3D/MTCLKC/ CTS8#/RTS8#/SS8#/
TMCI1/POE0# SS10#/CTS10#/
RTS10#/SSLA0-A
H8 PC1 MTIOC3A/TCLKD SSLA2-A IRQ12

R01DS0276EJ0230 Rev.2.30 Page 83 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.12 List of Pin and Pin Functions (64-Pin LFQFP) (1/2)
Pin
Number Timer Communication Memory Interface
Power Supply (MTU, TPU, TMR,
64-Pin Clock System RTC, CMTW, POE, (SCI, RSPI, RIIC, A/D
LFQFP Control I/O Port CAC) USB) (QSPI, SDHI) Interrupt D/A
1 AVCC1
2 EMLE
3 AVSS1
4 VCL
5 VBATT
6 MD/FINED
7 XCIN
8 XCOUT
9 RES#
10 XTAL P37
11 VSS
12 EXTAL P36
13 VCC
14 UPSEL P35 NMI
15 TRST# P34 MTIOC0A/TMCI3/ IRQ4
POE10#
16 TDI P30 MTIOC4B/TMRI3/ RXD1/SMISO1/ IRQ0-DS
RTCIC0/POE8# SSCL1/MISOB-A
17 TMS P31 MTIOC4D/TMCI2/ CTS1#/RTS1#/SS1#/ IRQ1-DS
RTCIC1 SSLB0-A
18 TDO P26 MTIOC2A/TMO1 TXD1/SMOSI1/
SSDA1/CTS3#/
RTS3#/MOSIB-A
19 TCK P27 MTIOC2B/TMCI3 SCK1/RSPCKB-A
20 P17 MTIOC3A/MTIOC3B/ SCK1/TXD3/SSDA3/ IRQ7 ADTRG1#
MTIOC4B/TIOCB0/ SDA2-DS
TCLKD/TMO1/
POE8#
21 P16 MTIOC3C/MTIOC3D/ TXD1/SMOSI1/ IRQ6 ADTRG0#
TIOCB1/TCLKC/ SSDA1/RXD3/
TMO2/RTCOUT SSCL3/SCL2-DS/
USB0_VBUS
22 P13 MTIOC0B/TIOCA5/ TXD2/SSDA2/ IRQ3 ADTRG1#
TMO3 SDA0[FM+]
23 P12 TMCI1 RXD2/SSCL2/ IRQ2
SCL0[FM+]
24 VCC_USB
25 USB0_DM
26 USB0_DP
27 VSS_USB
28 P53
29 UB PC7 MTIOC3A/MTCLKB/ TXD8/SMOSI8/ IRQ14
TMO2/TOC0/ SSDA8/SMOSI10/
CACREF SSDA10/TXD10/
MISOA-A
30 PC6 MTIOC3C/MTCLKA/ RXD8/SMISO8/ IRQ13
TMCI2/TIC0 SSCL8/SMISO10/
SSCL10/RXD10/
MOSIA-A
31 PC5 MTIOC3B/MTCLKD/ SCK8/SCK10/
TMRI2 RSPCKA-A
32 PC4 MTIOC3D/MTCLKC/ CTS8#/RTS8#/SS8#/
TMCI1/POE0# SS10#/CTS10#/
RTS10#/SSLA0-A

R01DS0276EJ0230 Rev.2.30 Page 84 of 246

Jun 20, 2019
RX65N Group, RX651 Group 1. Overview

Table 1.12 List of Pin and Pin Functions (64-Pin LFQFP) (2/2)
Pin
Number Timer Communication Memory Interface
Power Supply (MTU, TPU, TMR,
64-Pin Clock System RTC, CMTW, POE, (SCI, RSPI, RIIC, A/D
LFQFP Control I/O Port CAC) USB) (QSPI, SDHI) Interrupt D/A
33 PC1 MTIOC3A/TCLKD SSLA2-A IRQ12
34 PC0 MTIOC3C/TCLKC SSLA1-A IRQ14
35 PB7 MTIOC3B/TIOCB5 TXD9/SSDA9/
SSDA11/TXD11
36 PB6 MTIOC3D/TIOCA5 RXD9/SSCL9/
SSCL11/RXD11
37 PB5 MTIOC2A/MTIOC1B/ SCK9/SCK11
TIOCB4/TMRI1/
POE4#
38 VCC
39 VSS
40 PA7 TIOCB2
41 PA6 MTIC5V/MTCLKB/ CTS5#/RTS5#/SS5#
TIOCA2/TMCI3/
POE10#
42 PA4 MTIC5U/MTCLKA/ TXD5/SMOSI5/ IRQ5-DS
TIOCA1/TMRI0 SSDA5
43 PA2 MTIOC7A RXD5/SMISO5/
SSCL5
44 PA1 MTIOC0B/MTCLKC/ SCK5 IRQ11
MTIOC7B/TIOCB0
45 PE7 MTIOC6A/TOC1 SDHI_WP IRQ7
46 PE6 MTIOC6C/TIC1 SDHI_CD IRQ6
47 PE2 MTIOC4A/TIC3 RXD12/SSCL12/ IRQ7-DS
RXDX12
48 PE1 MTIOC4C/MTIOC3B TXD12/SSDA12/ ANEX1
TXDX12/SIOX12
49 PE0 MTIOC3D SCK12 ANEX0
50 PD7 MTIC5U/POE0# QMI-B/QIO1-B/ IRQ7 AN107
SDHI_D1-B
51 PD6 MTIC5V/MTIOC8A/ QMO-B/QIO0-B/ IRQ6 AN106
POE4# SDHI_D0-B
52 PD5 MTIC5W/MTIOC8C/ QSPCLK-B/ IRQ5 AN113
POE10# SDHI_CLK-B
53 PD4 MTIOC8B/POE11# QSSL-B/SDHI_CMD- IRQ4 AN112
B
54 PD3 MTIOC8D/TOC2/ QIO3-B/SDHI_D3-B IRQ3 AN111
POE8#
55 PD2 MTIOC4D/TIC2 QIO2-B/SDHI_D2-B IRQ2 AN110
56 P43 IRQ11-DS AN003
57 P42 IRQ10-DS AN002
58 P41 IRQ9-DS AN001
59 VREFL0
60 P40 IRQ8-DS AN000
61 VREFH0
62 AVCC0
63 AVSS0
64 P05 IRQ13 DA1

R01DS0276EJ0230 Rev.2.30 Page 85 of 246

Jun 20, 2019
RX65N Group, RX651 Group 2. CPU

2. CPU
Figure 2.1 shows register set of the CPU.

General-purpose register Control register

b31 b0 b31 b0
*1
R0 (SP) ISP (Interrupt stack pointer)
R1 USP (User stack pointer)
R2
INTB (Interrupt table register)
R3
R4 PC (Program counter)
R5
PSW (Processor status word)
R6
R7 BPC (Backup PC)
R8
BPSW (Backup PSW)
R9
R10 FINTV (Fast interrupt vector register)
R11
FPSW (Floating-point status word)
R12
R13 EXTB (Exception table register)
R14
R15

DSP instruction register

b71 b0
ACC0 (Accumulator 0)

ACC1 (Accumulator 1)

Note 1. The stack pointer (SP) can be the interrupt stack pointer (ISP) or user stack pointer (USP), according to
the value of the U bit in the PSW.

Figure 2.1 Register Set of the CPU

R01DS0276EJ0230 Rev.2.30 Page 86 of 246

Jun 20, 2019
RX65N Group, RX651 Group 2. CPU

2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address
registers.
R0, a general-purpose register, also functions as the stack pointer (SP).
The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the
stack pointer select bit (U) in the processor status word (PSW).

2.2 Control Registers

(1) Interrupt Stack Pointer (ISP) / User Stack Pointer (USP)
The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP).
Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the
processor status word (PSW).

(2) Exception Table Register (EXTB)

The exception table register (EXTB) specifies the address where the exception vector table starts.

(3) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

(4) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

(5) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

(6) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.
After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

(7) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.
After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The
allocation of bits in the BPSW corresponds to that in the PSW.

(8) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.
The FINTV register specifies a branch destination address when a fast interrupt has been generated.

(9) Floating-Point Status Word (FPSW)

The floating-point status word (FPSW) indicates the results of floating-point operations.
When an exception handling enable bit (Ej) enables the exception handling (Ej = 1), the exception cause can be identified
by checking the corresponding Cj flag in the exception handling routine. If the exception handling is masked (Ej = 0), the
occurrence of exception can be checked by reading the Fj flag at the end of a series of processing. Once the Fj flag has
been set to 1, this value is retained until it is cleared to 0 by software (j = X, U, Z, O, or V).

R01DS0276EJ0230 Rev.2.30 Page 87 of 246

Jun 20, 2019
RX65N Group, RX651 Group 2. CPU

2.3 Accumulator
The accumulator (ACC0 or ACC1) is a 72-bit register used for DSP instructions. The accumulator is handled as a 96-bit
register for reading and writing. At this time, when bits 95 to 72 of the accumulator are read, the value where the value of
bit 71 is sign extended is read. Writing to bits 95 to 72 of the accumulator is ignored. ACC0 is also used for the multiply
and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in
ACC0 is modified by execution of the instruction.

Use the MVTACGU, MVTACHI, and MVTACLO instructions for writing to the accumulator. The MVTACGU,
MVTACHI, and MVTACLO instructions write data to bits 95 to 64, the higher-order 32 bits (bits 63 to 32), and the
lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions for reading data from the accumulator. The
MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions read data from the guard bits (bits 95 to 64), higher-
order 32 bits (bits 63 to 32), the middle 32 bits (bits 47 to 16), and the lower-order 32 bits (bits 31 to 0), respectively.

R01DS0276EJ0230 Rev.2.30 Page 88 of 246

Jun 20, 2019
RX65N Group, RX651 Group 3. Address Space

3. Address Space
3.1 Address Space
This MCU has a 4-Gbyte address space, consisting of the range of addresses from 0000 0000h to FFFF FFFFh. That is,
linear access to an address space of up to 4 Gbytes is possible, and this contains both program and data areas.
Figure 3.1 shows the memory maps in the respective operating modes. Accessible areas will differ according to the
operating mode and states of control bits.

R01DS0276EJ0230 Rev.2.30 Page 89 of 246

Jun 20, 2019
RX65N Group, RX651 Group 3. Address Space

On-chip ROM enabled On-chip ROM disabled

Single-chip mode*1 extended mode extended mode
0000 0000h 0000 0000h 0000 0000h
On-chip RAM*5 On-chip RAM*5 On-chip RAM*5
0004 0000h 0004 0000h 0004 0000h
Reserved area*2 Reserved area*2 Reserved area*2
0008 0000h Peripheral I/O registers 0008 0000h Peripheral I/O registers 0008 0000h Peripheral I/O registers
000A 4000h Standby RAM 000A 4000h Standby RAM 000A 4000h Standby RAM
000A 6000h Peripheral I/O registers 000A 6000h Peripheral I/O registers 000A 6000h Peripheral I/O registers
0010 0000h On-chip ROM 0010 0000h On-chip ROM 0010 0000h
(data flash memory)*5 (data flash memory)*5
0010 8000h 0010 8000h

Reserved area2 Reserved area2

Reserved area*2

007E 0000h 007E 0000h

FACI command issuing area FACI command issuing area
007F 0004h 007F 0004h
Reserved area*2 Reserved area*2
007F C000h 007F C000h
Peripheral I/O registers Peripheral I/O registers
0080 0000h 0080 0000h 0080 0000h
On-chip expansion RAM*5 On-chip expansion RAM*5 On-chip expansion RAM*5
0086 0000h 0086 0000h 0086 0000h
2
Reserved area* Reserved area*2

0100 0000h 0100 0000h

External address space External address space

(CS area) (CS area)

0800 0000h 0800 0000h

External address space External address space
(SDRAM area) (SDRAM area)
2
Reserved area* 1000 0000h 1000 0000h

Reserved area*2
Reserved area*2

FF00 0000h

FE7F 5D00h FE7F 5D00h

On-chip ROM (option-setting memory)*3 On-chip ROM (option-setting memory)*3
FE7F 5D80h FE7F 5D80h
Reserved area*2 Reserved area*2
FE7F 7D70h On-chip ROM (read only)* 3 FE7F 7D70h On-chip ROM (read only)*3 External address space
FE7F 7DA0h FE7F 7DA0h (CS area)
Reserved area*2 Reserved area*2
FFE0 0000h FFE0 0000h
On-chip ROM On-chip ROM
(code flash memory) *3, *4, *5 (code flash memory)*3, *4, *5
FFFF FFFFh FFFF FFFFh FFFF FFFFh

Note 1. The address space in boot mode is the same as the address space in single-chip mode.
Note 2. Reserved areas should not be accessed.
Note 3. The access cycle is 1 cycle, 2 cycles, and 3 cycles while the ROMWT[1:0] bits are 00b, 01b, and 10b respectively.
Note 4. The on-chip ROM (code flash memory) can be used in linear mode, where the user area forms a single area, or in dual mode,
where the user area is divided into two banks. For details, refer to section 59.2, Structure of Memory in section 59, Flash
Memory in the User’s Manual: Hardware.
Note 5. The capacities of the code flash memory, data flash memory, and RAM differ depending on the products.

Code Flash Memory Data Flash Memory RAM

Address

Capacity Dual mode Capacity Address Capacity Address

Linear mode (BANKSEL.BANKSWP[2:0]
= 111b)
2 Mbytes FFE0 0000h to bank 1: 32 Kbytes 0010 0000h to 640 Kbytes 0000 0000h to
FFFF FFFFh FFE0 0000h to FFEF FFFFh 0010 7FFFh 0003 FFFFh
bank 0: 0080 0000h to
FFF0 0000h to FFFF FFFFh 0085 FFFFh
1.5 Mbytes FFE8 0000h to bank 1: 32 Kbytes 0010 0000h to 640 Kbytes 0000 0000h to
FFFF FFFFh FFE4 0000h to FFEF FFFFh 0010 7FFFh 0003 FFFFh
bank 0: 0080 0000h to
FFF4 0000h to FFFF FFFFh 0085 FFFFh
1 Mbyte FFF0 0000h to — — — 256 Kbytes 0000 0000h to
FFFF FFFFh 0003 FFFFh
768 Kbytes FFF4 0000h to — — — 256 Kbytes 0000 0000h to
FFFF FFFFh 0003 FFFFh
512 Kbytes FFF8 0000h to — — — 256 Kbytes 0000 0000h to
FFFF FFFFh 0003 FFFFh

Figure 3.1 Memory Map in Each Operating Mode

R01DS0276EJ0230 Rev.2.30 Page 90 of 246

Jun 20, 2019
RX65N Group, RX651 Group 3. Address Space

3.2 External Address Space

The external address space is divided into CS areas (CS0 to CS7) and SDRAM area (SDCS). The CS areas are divided
into up to eight areas (CS0 to CS7), each corresponding to the CSn# signal output from a CSn# (n = 0 to 7) pin.
Figure 3.2 shows the address ranges corresponding to the individual CS areas (CS0 to CS7) and SDRAM area (SDCS)
in on-chip ROM disabled extended mode.

0000 0000h 0100 0000h

RAM
*1
0004 0000h Reserved area CS7 (16 Mbytes)
0008 0000h Peripheral I/O registers
000A 4000h Standby RAM
000A 6000h Peripheral I/O registers 01FF FFFFh
0010 0000h 0200 0000h

CS6 (16 Mbytes)

Reserved area *1
02FF FFFFh
0300 0000h

0080 0000h
Expansion RAM*2 CS5 (16 Mbytes)
0086 0000h
Reserved area *1 03FF FFFFh
0400 0000h
0100 0000h

CS4 (16 Mbytes)

External address space

(CS area) 04FF FFFFh
0500 0000h

CS3 (16 Mbytes)

0800 0000h
External address space 05FF FFFFh
(SDRAM area) 0600 0000h
1000 0000h
CS2 (16 Mbytes)

06FF FFFFh
0700 0000h

CS1 (16 Mbytes)

07FF FFFFh
0800 0000h

Reserved area *1

SDCS (128 Mbytes)

0FFF FFFFh

FF00 0000h FF00 0000h

*3
External address space
(CS area) CS0 (16 Mbytes)

FFFF FFFFh FFFF FFFFh

Note 1. Reserved areas should not be accessed.

Note 2. This area is only included in products with at least 1.5 Mbytes of code flash memory.
Note 3. The CS0 area is disabled in on-chip ROM enabled extended mode.
In this mode, the address space for addresses above 1000 0000h is as shown in figure on this
section, Memory Map in Each Operating Mode.

Figure 3.2 Correspondence between External Address Spaces and CS Areas

(In On-Chip ROM Disabled Extended Mode)

R01DS0276EJ0230 Rev.2.30 Page 91 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

4. I/O Registers
This section gives information on the on-chip I/O register addresses. The information is given as shown below. Notes on
writing to registers are also given at the end.

(1) I/O register addresses (address order)

 Registers are listed from the lower allocation addresses.
 Registers are classified according to module symbols.
 The number of access cycles indicates the number of cycles based on the specified reference clock.
 Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses
must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and
subsequent operations cannot be guaranteed.

(2) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write.
This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the
operation.
As described in the following examples, special care is required for the cases in which the subsequent instruction must be
executed after the post-update I/O register value is actually reflected.

[Examples of cases requiring special care]

 The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERn of the
ICU (interrupt request enable bit) set to 0.
 A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power
consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following
procedure and then execute the subsequent instruction.
(a) Write to an I/O register.
(b) Read the value from the I/O register to a general register.
(c) Execute the operation using the value read.
(d) Execute the subsequent instruction.

[Instruction examples]
 Byte-size I/O registers

MOV.L #SFR_ADDR, R1
MOV.B #SFR_DATA, [R1]
CMP [R1].UB, R1
;; Next process

 Word-size I/O registers

MOV.L #SFR_ADDR, R1
MOV.W #SFR_DATA, [R1]
CMP [R1].W, R1
;; Next process

R01DS0276EJ0230 Rev.2.30 Page 92 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

 Longword-size I/O registers

MOV.L #SFR_ADDR, R1
MOV.L #SFR_DATA, [R1]
CMP [R1].L, R1
;; Next process

If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely
completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary
to read or execute operation for all the registers that were written to.

(3) Number of Access Cycles to I/O Registers

For the number of I/O register access cycles, refer to Table 4.1, List of I/O Registers (Address Order).
The number of access cycles to I/O registers is obtained by following equation.*1

Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 +
Number of divided clock synchronization cycles +
Number of bus cycles for internal peripheral busses 1 to 6

The number of bus cycles of internal peripheral bus 1 to 6 differs according to the register to be accessed.
When peripheral functions connected to internal peripheral bus 2 to 6 or registers for the external bus control unit (except
for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.
The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK
(or FCLK, BCLK) or bus access timing.
In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the
sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will
be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of
access states shown in Table 4.1.
When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the
ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described
on an ICLK basis.
In the external bus control unit, the sum of the number of bus cycles for internal main bus 1 and the number of divided
clock synchronization cycles will be one cycle of BCLK at a maximum. Therefore, one BCLK is added to the number of
access cycles shown in Table 4.1.

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching
to the external memory or bus access from the different bus master (DMAC or DTC).

(4) Notes on Sleep Mode and Mode Transitions

During sleep mode or mode transitions, do not write to the registers related to system control (indicated by 'SYSTEM' in
the Module Symbol column in Table 4.1, List of I/O Registers (Address Order)).

(5) Restrictions in Relation to RMPA and String-Manipulation Instructions

The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and
operation is not guaranteed if this restriction is not observed.

R01DS0276EJ0230 Rev.2.30 Page 93 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

4.1 I/O Register Addresses (Address Order)

Table 4.1 List of I/O Registers (Address Order) (1 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 0000h SYSTE Mode Monitor Register MDMONR 16 16 3 ICLK Operating

M Modes

0008 0006h SYSTE System Control Register 0 SYSCR0 16 16 3 ICLK Operating

M Modes

0008 0008h SYSTE System Control Register 1 SYSCR1 16 16 3 ICLK Operating

M Modes

0008 000Ch SYSTE Standby Control Register SBYCR 16 16 3 ICLK Low

M Power
Consumpt
ion

0008 0010h SYSTE Module Stop Control Register A MSTPCRA 32 32 3 ICLK Low
M Power
Consumpt
ion

0008 0014h SYSTE Module Stop Control Register B MSTPCRB 32 32 3 ICLK Low
M Power
Consumpt
ion

0008 0018h SYSTE Module Stop Control Register C MSTPCRC 32 32 3 ICLK Low
M Power
Consumpt
ion

0008 001Ch SYSTE Module Stop Control Register D MSTPCRD 32 32 3 ICLK Low
M Power
Consumpt
ion

0008 0020h SYSTE System Clock Control Register SCKCR 32 32 3 ICLK Clock
M Generatio
n Circuit

0008 0024h SYSTE System Clock Control Register 2 SCKCR2 16 16 3 ICLK Clock
M Generatio
n Circuit

0008 0026h SYSTE System Clock Control Register 3 SCKCR3 16 16 3 ICLK Clock
M Generatio
n Circuit

0008 0028h SYSTE PLL Control Register PLLCR 16 16 3 ICLK Clock

M Generatio
n Circuit

0008 002Ah SYSTE PLL Control Register 2 PLLCR2 8 8 3 ICLK Clock

M Generatio
n Circuit

0008 0030h SYSTE External Bus Clock Control Register BCKCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 0032h SYSTE Main Clock Oscillator Control Register MOSCCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 0033h SYSTE Sub-Clock Oscillator Control Register SOSCCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 0034h SYSTE Low-Speed On-Chip Oscillator Control Register LOCOCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 0035h SYSTE IWDT-Dedicated On-Chip Oscillator Control Register ILOCOCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 0036h SYSTE High-Speed On-Chip Oscillator Control Register HOCOCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 0037h SYSTE High-Speed On-Chip Oscillator Control Register 2 HOCOCR2 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 003Ch SYSTE Oscillation Stabilization Flag Register OSCOVFSR 8 8 3 ICLK Clock
M Generatio
n Circuit

R01DS0276EJ0230 Rev.2.30 Page 94 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (2 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 0040h SYSTE Oscillation Stop Detection Control Register OSTDCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 0041h SYSTE Oscillation Stop Detection Status Register OSTDSR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 00A0h SYSTE Operating Power Control Register OPCCR 8 8 3 ICLK Low
M Power
Consumpt
ion

0008 00A1h SYSTE Sleep Mode Return Clock Source Switching Register RSTCKCR 8 8 3 ICLK Low
M Power
Consumpt
ion

0008 00A2h SYSTE Main Clock Oscillator Wait Control Register MOSCWTCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 00A3h SYSTE Sub-Clock Oscillator Wait Control Register SOSCWTCR 8 8 3 ICLK Clock
M Generatio
n Circuit

0008 00C0h SYSTE Reset Status Register 2 RSTSR2 8 8 3 ICLK Resets

0008 00C2h SYSTE Software Reset Register SWRR 16 16 3 ICLK Resets

0008 00E0h SYSTE Voltage Monitoring 1 Circuit Control Register 1 LVD1CR1 8 8 3 ICLK LVDA
M

0008 00E1h SYSTE Voltage Monitoring 1 Circuit Status Register LVD1SR 8 8 3 ICLK LVDA
M

0008 00E2h SYSTE Voltage Monitoring 2 Circuit Control Register 1 LVD2CR1 8 8 3 ICLK LVDA
M

0008 00E3h SYSTE Voltage Monitoring 2 Circuit Status Register LVD2SR 8 8 3 ICLK LVDA
M

0008 03FEh SYSTE Protect Register PRCR 16 16 3 ICLK Register

M Write
Protection
Function

0008 1000h FLASH ROM Cache Enable Register ROMCE 16 16 2 ICLK Flash

0008 1004h FLASH ROM Cache Invalidate Register ROMCIV 16 16 2 ICLK Flash

0008 101Ch SYSTE ROM Wait Cycle Setting Register ROMWT 8 8 2 ICLK Clock
M Generatio
n Circuit

0008 1200h RAM RAM Operating Mode Control Register RAMMODE 8 8 2 ICLK RAM

0008 1201h RAM RAM Error Status Register RAMSTS 8 8 2 ICLK RAM

0008 1204h RAM RAM Protection Register RAMPRCR 8 8 2 ICLK RAM

0008 1208h RAM RAM Error Address Capture Register RAMECAD 32 32 2 ICLK RAM

0008 1240h RAM Expansion RAM Operating Mode Control Register EXRAMMOD 8 8 2 ICLK RAM
E

0008 1241h RAM Expansion RAM Error Status Register EXRAMSTS 8 8 2 ICLK RAM

0008 1244h RAM Expansion RAM Protection Register EXRAMPRCR 8 8 2 ICLK RAM

0008 1248h RAM Expansion RAM Error Address Capture Register EXRAMECAD 32 32 2 ICLK RAM

0008 1300h BSC Bus Error Status Clear Register BERCLR 8 8 2 ICLK Buses

0008 1304h BSC Bus Error Monitoring Enable Register BEREN 8 8 2 ICLK Buses

0008 1308h BSC Bus Error Status Register 1 BERSR1 8 8 2 ICLK Buses

0008 130Ah BSC Bus Error Status Register 2 BERSR2 16 16 2 ICLK Buses

0008 1310h BSC Bus Priority Control Register BUSPRI 16 16 2 ICLK Buses

0008 2000h DMAC0 DMA Source Address Register DMSAR 32 32 2 ICLK DMACAa

0008 2004h DMAC0 DMA Destination Address Register DMDAR 32 32 2 ICLK DMACAa

0008 2008h DMAC0 DMA Transfer Count Register DMCRA 32 32 2 ICLK DMACAa

0008 200Ch DMAC0 DMA Block Transfer Count Register DMCRB 16 16 2 ICLK DMACAa

0008 2010h DMAC0 DMA Transfer Mode Register DMTMD 16 16 2 ICLK DMACAa

0008 2013h DMAC0 DMA Interrupt Setting Register DMINT 8 8 2 ICLK DMACAa

R01DS0276EJ0230 Rev.2.30 Page 95 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (3 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 2014h DMAC0 DMA Address Mode Register DMAMD 16 16 2 ICLK DMACAa

0008 2018h DMAC0 DMA Offset Register DMOFR 32 32 2 ICLK DMACAa

0008 201Ch DMAC0 DMA Transfer Enable Register DMCNT 8 8 2 ICLK DMACAa

0008 201Dh DMAC0 DMA Software Start Register DMREQ 8 8 2 ICLK DMACAa

0008 201Eh DMAC0 DMA Status Register DMSTS 8 8 2 ICLK DMACAa

0008 201Fh DMAC0 DMA Request Source Flag Control Register DMCSL 8 8 2 ICLK DMACAa

0008 2040h DMAC1 DMA Source Address Register DMSAR 32 32 2 ICLK DMACAa

0008 2044h DMAC1 DMA Destination Address Register DMDAR 32 32 2 ICLK DMACAa

0008 2048h DMAC1 DMA Transfer Count Register DMCRA 32 32 2 ICLK DMACAa

0008 204Ch DMAC1 DMA Block Transfer Count Register DMCRB 16 16 2 ICLK DMACAa

0008 2050h DMAC1 DMA Transfer Mode Register DMTMD 16 16 2 ICLK DMACAa

0008 2053h DMAC1 DMA Interrupt Setting Register DMINT 8 8 2 ICLK DMACAa

0008 2054h DMAC1 DMA Address Mode Register DMAMD 16 16 2 ICLK DMACAa

0008 205Ch DMAC1 DMA Transfer Enable Register DMCNT 8 8 2 ICLK DMACAa

0008 205Dh DMAC1 DMA Software Start Register DMREQ 8 8 2 ICLK DMACAa

0008 205Eh DMAC1 DMA Status Register DMSTS 8 8 2 ICLK DMACAa

0008 205Fh DMAC1 DMA Request Source Flag Control Register DMCSL 8 8 2 ICLK DMACAa

0008 2080h DMAC2 DMA Source Address Register DMSAR 32 32 2 ICLK DMACAa

0008 2084h DMAC2 DMA Destination Address Register DMDAR 32 32 2 ICLK DMACAa

0008 2088h DMAC2 DMA Transfer Count Register DMCRA 32 32 2 ICLK DMACAa

0008 208Ch DMAC2 DMA Block Transfer Count Register DMCRB 16 16 2 ICLK DMACAa

0008 2090h DMAC2 DMA Transfer Mode Register DMTMD 16 16 2 ICLK DMACAa

0008 2093h DMAC2 DMA Interrupt Setting Register DMINT 8 8 2 ICLK DMACAa

0008 2094h DMAC2 DMA Address Mode Register DMAMD 16 16 2 ICLK DMACAa

0008 209Ch DMAC2 DMA Transfer Enable Register DMCNT 8 8 2 ICLK DMACAa

0008 209Dh DMAC2 DMA Software Start Register DMREQ 8 8 2 ICLK DMACAa

0008 209Eh DMAC2 DMA Status Register DMSTS 8 8 2 ICLK DMACAa

0008 209Fh DMAC2 DMA Request Source Flag Control Register DMCSL 8 8 2 ICLK DMACAa

0008 20C0h DMAC3 DMA Source Address Register DMSAR 32 32 2 ICLK DMACAa

0008 20C4h DMAC3 DMA Destination Address Register DMDAR 32 32 2 ICLK DMACAa

0008 20C8h DMAC3 DMA Transfer Count Register DMCRA 32 32 2 ICLK DMACAa

0008 20CCh DMAC3 DMA Block Transfer Count Register DMCRB 16 16 2 ICLK DMACAa

0008 20D0h DMAC3 DMA Transfer Mode Register DMTMD 16 16 2 ICLK DMACAa

0008 20D3h DMAC3 DMA Interrupt Setting Register DMINT 8 8 2 ICLK DMACAa

0008 20D4h DMAC3 DMA Address Mode Register DMAMD 16 16 2 ICLK DMACAa

0008 20DCh DMAC3 DMA Transfer Enable Register DMCNT 8 8 2 ICLK DMACAa

0008 20DDh DMAC3 DMA Software Start Register DMREQ 8 8 2 ICLK DMACAa

0008 20DEh DMAC3 DMA Status Register DMSTS 8 8 2 ICLK DMACAa

0008 20DFh DMAC3 DMA Request Source Flag Control Register DMCSL 8 8 2 ICLK DMACAa

0008 2100h DMAC4 DMA Source Address Register DMSAR 32 32 2 ICLK DMACAa

0008 2104h DMAC4 DMA Destination Address Register DMDAR 32 32 2 ICLK DMACAa

0008 2108h DMAC4 DMA Transfer Count Register DMCRA 32 32 2 ICLK DMACAa

0008 210Ch DMAC4 DMA Block Transfer Count Register DMCRB 16 16 2 ICLK DMACAa

0008 2110h DMAC4 DMA Transfer Mode Register DMTMD 16 16 2 ICLK DMACAa

0008 2113h DMAC4 DMA Interrupt Setting Register DMINT 8 8 2 ICLK DMACAa

0008 2114h DMAC4 DMA Address Mode Register DMAMD 16 16 2 ICLK DMACAa

0008 211Ch DMAC4 DMA Transfer Enable Register DMCNT 8 8 2 ICLK DMACAa

0008 211Dh DMAC4 DMA Software Start Register DMREQ 8 8 2 ICLK DMACAa

0008 211Eh DMAC4 DMA Status Register DMSTS 8 8 2 ICLK DMACAa

0008 211Fh DMAC4 DMA Request Source Flag Control Register DMCSL 8 8 2 ICLK DMACAa

R01DS0276EJ0230 Rev.2.30 Page 96 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (4 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 2140h DMAC5 DMA Source Address Register DMSAR 32 32 2 ICLK DMACAa

0008 2144h DMAC5 DMA Destination Address Register DMDAR 32 32 2 ICLK DMACAa

0008 2148h DMAC5 DMA Transfer Count Register DMCRA 32 32 2 ICLK DMACAa

0008 214Ch DMAC5 DMA Block Transfer Count Register DMCRB 16 16 2 ICLK DMACAa

0008 2150h DMAC5 DMA Transfer Mode Register DMTMD 16 16 2 ICLK DMACAa

0008 2153h DMAC5 DMA Interrupt Setting Register DMINT 8 8 2 ICLK DMACAa

0008 2154h DMAC5 DMA Address Mode Register DMAMD 16 16 2 ICLK DMACAa

0008 215Ch DMAC5 DMA Transfer Enable Register DMCNT 8 8 2 ICLK DMACAa

0008 215Dh DMAC5 DMA Software Start Register DMREQ 8 8 2 ICLK DMACAa

0008 215Eh DMAC5 DMA Status Register DMSTS 8 8 2 ICLK DMACAa

0008 215Fh DMAC5 DMA Request Source Flag Control Register DMCSL 8 8 2 ICLK DMACAa

0008 2180h DMAC6 DMA Source Address Register DMSAR 32 32 2 ICLK DMACAa

0008 2184h DMAC6 DMA Destination Address Register DMDAR 32 32 2 ICLK DMACAa

0008 2188h DMAC6 DMA Transfer Count Register DMCRA 32 32 2 ICLK DMACAa

0008 218Ch DMAC6 DMA Block Transfer Count Register DMCRB 16 16 2 ICLK DMACAa

0008 2190h DMAC6 DMA Transfer Mode Register DMTMD 16 16 2 ICLK DMACAa

0008 2193h DMAC6 DMA Interrupt Setting Register DMINT 8 8 2 ICLK DMACAa

0008 2194h DMAC6 DMA Address Mode Register DMAMD 16 16 2 ICLK DMACAa

0008 219Ch DMAC6 DMA Transfer Enable Register DMCNT 8 8 2 ICLK DMACAa

0008 219Dh DMAC6 DMA Software Start Register DMREQ 8 8 2 ICLK DMACAa

0008 219Eh DMAC6 DMA Status Register DMSTS 8 8 2 ICLK DMACAa

0008 219Fh DMAC6 DMA Request Source Flag Control Register DMCSL 8 8 2 ICLK DMACAa

0008 21C0h DMAC7 DMA Source Address Register DMSAR 32 32 2 ICLK DMACAa

0008 21C4h DMAC7 DMA Destination Address Register DMDAR 32 32 2 ICLK DMACAa

0008 21C8h DMAC7 DMA Transfer Count Register DMCRA 32 32 2 ICLK DMACAa

0008 21CCh DMAC7 DMA Block Transfer Count Register DMCRB 16 16 2 ICLK DMACAa

0008 21D0h DMAC7 DMA Transfer Mode Register DMTMD 16 16 2 ICLK DMACAa

0008 21D3h DMAC7 DMA Interrupt Setting Register DMINT 8 8 2 ICLK DMACAa

0008 21D4h DMAC7 DMA Address Mode Register DMAMD 16 16 2 ICLK DMACAa

0008 21DCh DMAC7 DMA Transfer Enable Register DMCNT 8 8 2 ICLK DMACAa

0008 21DDh DMAC7 DMA Software Start Register DMREQ 8 8 2 ICLK DMACAa

0008 21DEh DMAC7 DMA Status Register DMSTS 8 8 2 ICLK DMACAa

0008 21DFh DMAC7 DMA Request Source Flag Control Register DMCSL 8 8 2 ICLK DMACAa

0008 2200h DMAC DMAC Module Start Register DMAST 8 8 2 ICLK DMACAa

0008 2204h DMAC DMAC74 Interrupt Status Monitor Register DMIST 8 8 2 ICLK DMACAa

0008 2400h DTC DTC Control Register DTCCR 8 8 2 ICLK DTCb

0008 2404h DTC DTC Vector Base Register DTCVBR 32 32 2 ICLK DTCb

0008 2408h DTC DTC Address Mode Register DTCADMOD 8 8 2 ICLK DTCb

0008 240Ch DTC DTC Module Start Register DTCST 8 8 2 ICLK DTCb

0008 240Eh DTC DTC Status Register DTCSTS 16 16 2 ICLK DTCb

0008 2410h DTC DTC Index Table Base Register DTCIBR 32 32 2 ICLK DTCb

0008 2414h DTC DTC Operation Register DTCOR 8 8 2 ICLK DTCb

0008 2416h DTC DTC Sequence Transfer Enable Register DTCSQE 16 16 2 ICLK DTCb

0008 2418h DTC DTC Address Displacement Register DTCDISP 32 32 2 ICLK DTCb

0008 2800h EXDMA EXDMA Source Address Register EDMSAR 32 32 1, 2 BCLK EXDMAC
C0 a

0008 2804h EXDMA EXDMA Destination Address Register EDMDAR 32 32 1, 2 BCLK EXDMAC
C0 a

0008 2808h EXDMA EXDMA Transfer Count Register EDMCRA 32 32 1, 2 BCLK EXDMAC
C0 a

R01DS0276EJ0230 Rev.2.30 Page 97 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (5 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 280Ch EXDMA EXDMA Block Transfer Count Register EDMCRB 16 16 1, 2 BCLK EXDMAC
C0 a

0008 2810h EXDMA EXDMA Transfer Mode Register EDMTMD 16 16 1, 2 BCLK EXDMAC
C0 a

0008 2812h EXDMA EXDMA Output Setting Register EDMOMD 8 8 1, 2 BCLK EXDMAC
C0 a

0008 2813h EXDMA EXDMA Interrupt Setting Register EDMINT 8 8 1, 2 BCLK EXDMAC
C0 a

0008 2814h EXDMA EXDMA Address Mode Register EDMAMD 32 32 1, 2 BCLK EXDMAC
C0 a

0008 2818h EXDMA EXDMA Offset Register EDMOFR 32 32 1, 2 BCLK EXDMAC

C0 a

0008 281Ch EXDMA EXDMA Transfer Enable Register EDMCNT 8 8 1, 2 BCLK EXDMAC
C0 a

0008 281Dh EXDMA EXDMA Software Start Register EDMREQ 8 8 1, 2 BCLK EXDMAC
C0 a

0008 281Eh EXDMA EXDMA Status Register EDMSTS 8 8 1, 2 BCLK EXDMAC

C0 a

0008 2820h EXDMA EXDMA External Request Sense Mode Register EDMRMD 8 8 1, 2 BCLK EXDMAC
C0 a

0008 2821h EXDMA EXDMA External Request Flag Register EDMERF 8 8 1, 2 BCLK EXDMAC
C0 a

0008 2822h EXDMA EXDMA Peripheral Request Flag Register EDMPRF 8 8 1, 2 BCLK EXDMAC
C0 a

0008 2840h EXDMA EXDMA Source Address Register EDMSAR 32 32 1, 2 BCLK EXDMAC
C1 a

0008 2844h EXDMA EXDMA Destination Address Register EDMDAR 32 32 1, 2 BCLK EXDMAC
C1 a

0008 2848h EXDMA EXDMA Transfer Count Register EDMCRA 32 32 1, 2 BCLK EXDMAC
C1 a

0008 284Ch EXDMA EXDMA Block Transfer Count Register EDMCRB 16 16 1, 2 BCLK EXDMAC
C1 a

0008 2850h EXDMA EXDMA Transfer Mode Register EDMTMD 16 16 1, 2 BCLK EXDMAC
C1 a

0008 2852h EXDMA EXDMA Output Setting Register EDMOMD 8 8 1, 2 BCLK EXDMAC
C1 a

0008 2853h EXDMA EXDMA Interrupt Setting Register EDMINT 8 8 1, 2 BCLK EXDMAC
C1 a

0008 2854h EXDMA EXDMA Address Mode Register EDMAMD 32 32 1, 2 BCLK EXDMAC
C1 a

0008 285Ch EXDMA EXDMA Transfer Enable Register EDMCNT 8 8 1, 2 BCLK EXDMAC
C1 a

0008 285Dh EXDMA EXDMA Software Start Register EDMREQ 8 8 1, 2 BCLK EXDMAC
C1 a

0008 285Eh EXDMA EXDMA Status Register EDMSTS 8 8 1, 2 BCLK EXDMAC

C1 a

0008 2860h EXDMA EXDMA External Request Sense Mode Register EDMRMD 8 8 1, 2 BCLK EXDMAC
C1 a

0008 2861h EXDMA EXDMA External Request Flag Register EDMERF 8 8 1, 2 BCLK EXDMAC
C1 a

0008 2862h EXDMA EXDMA Peripheral Request Flag Register EDMPRF 8 8 1, 2 BCLK EXDMAC
C1 a

0008 2A00h EXDMA EXDMAC Module Start Register EDMAST 8 8 1, 2 BCLK EXDMAC
C a

0008 2BE0h EXDMA Cluster Buffer Register 0 CLSBR0 32 32 1, 2 BCLK EXDMAC

C a

0008 2BE4h EXDMA Cluster Buffer Register 1 CLSBR1 32 32 1, 2 BCLK EXDMAC

C a

0008 2BE8h EXDMA Cluster Buffer Register 2 CLSBR2 32 32 1, 2 BCLK EXDMAC

C a

0008 2BECh EXDMA Cluster Buffer Register 3 CLSBR3 32 32 1, 2 BCLK EXDMAC

C a

R01DS0276EJ0230 Rev.2.30 Page 98 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (6 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 2BF0h EXDMA Cluster Buffer Register 4 CLSBR4 32 32 1, 2 BCLK EXDMAC

C a

0008 2BF4h EXDMA Cluster Buffer Register 5 CLSBR5 32 32 1, 2 BCLK EXDMAC

C a

0008 2BF8h EXDMA Cluster Buffer Register 6 CLSBR6 32 32 1, 2 BCLK EXDMAC

C a

0008 2BFCh EXDMA Cluster Buffer Register 7 CLSBR7 32 32 1, 2 BCLK EXDMAC

C a

0008 3002h BSC CS0 Mode Register CS0MOD 16 16 1, 2 BCLK Buses

0008 3004h BSC CS0 Wait Control Register 1 CS0WCR1 32 32 1, 2 BCLK Buses

0008 3008h BSC CS0 Wait Control Register 2 CS0WCR2 32 32 1, 2 BCLK Buses

0008 3012h BSC CS1 Mode Register CS1MOD 16 16 1, 2 BCLK Buses

0008 3014h BSC CS1 Wait Control Register 1 CS1WCR1 32 32 1, 2 BCLK Buses

0008 3018h BSC CS1 Wait Control Register 2 CS1WCR2 32 32 1, 2 BCLK Buses

0008 3022h BSC CS2 Mode Register CS2MOD 16 16 1, 2 BCLK Buses

0008 3024h BSC CS2 Wait Control Register 1 CS2WCR1 32 32 1, 2 BCLK Buses

0008 3028h BSC CS2 Wait Control Register 2 CS2WCR2 32 32 1, 2 BCLK Buses

0008 3032h BSC CS3 Mode Register CS3MOD 16 16 1, 2 BCLK Buses

0008 3034h BSC CS3 Wait Control Register 1 CS3WCR1 32 32 1, 2 BCLK Buses

0008 3038h BSC CS3 Wait Control Register 2 CS3WCR2 32 32 1, 2 BCLK Buses

0008 3042h BSC CS4 Mode Register CS4MOD 16 16 1, 2 BCLK Buses

0008 3044h BSC CS4 Wait Control Register 1 CS4WCR1 32 32 1, 2 BCLK Buses

0008 3048h BSC CS4 Wait Control Register 2 CS4WCR2 32 32 1, 2 BCLK Buses

0008 3052h BSC CS5 Mode Register CS5MOD 16 16 1, 2 BCLK Buses

0008 3054h BSC CS5 Wait Control Register 1 CS5WCR1 32 32 1, 2 BCLK Buses

0008 3058h BSC CS5 Wait Control Register 2 CS5WCR2 32 32 1, 2 BCLK Buses

0008 3062h BSC CS6 Mode Register CS6MOD 16 16 1, 2 BCLK Buses

0008 3064h BSC CS6 Wait Control Register 1 CS6WCR1 32 32 1, 2 BCLK Buses

0008 3068h BSC CS6 Wait Control Register 2 CS6WCR2 32 32 1, 2 BCLK Buses

0008 3072h BSC CS7 Mode Register CS7MOD 16 16 1, 2 BCLK Buses

0008 3074h BSC CS7 Wait Control Register 1 CS7WCR1 32 32 1, 2 BCLK Buses

0008 3078h BSC CS7 Wait Control Register 2 CS7WCR2 32 32 1, 2 BCLK Buses

0008 3802h BSC CS0 Control Register CS0CR 16 16 1, 2 BCLK Buses

0008 380Ah BSC CS0 Recovery Cycle Register CS0REC 16 16 1, 2 BCLK Buses

0008 3812h BSC CS1 Control Register CS1CR 16 16 1, 2 BCLK Buses

0008 381Ah BSC CS1 Recovery Cycle Register CS1REC 16 16 1, 2 BCLK Buses

0008 3822h BSC CS2 Control Register CS2CR 16 16 1, 2 BCLK Buses

0008 382Ah BSC CS2 Recovery Cycle Register CS2REC 16 16 1, 2 BCLK Buses

0008 3832h BSC CS3 Control Register CS3CR 16 16 1, 2 BCLK Buses

0008 383Ah BSC CS3 Recovery Cycle Register CS3REC 16 16 1, 2 BCLK Buses

0008 3842h BSC CS4 Control Register CS4CR 16 16 1, 2 BCLK Buses

0008 384Ah BSC CS4 Recovery Cycle Register CS4REC 16 16 1, 2 BCLK Buses

0008 3852h BSC CS5 Control Register CS5CR 16 16 1, 2 BCLK Buses

0008 385Ah BSC CS5 Recovery Cycle Register CS5REC 16 16 1, 2 BCLK Buses

0008 3862h BSC CS6 Control Register CS6CR 16 16 1, 2 BCLK Buses

0008 386Ah BSC CS6 Recovery Cycle Register CS6REC 16 16 1, 2 BCLK Buses

0008 3872h BSC CS7 Control Register CS7CR 16 16 1, 2 BCLK Buses

0008 387Ah BSC CS7 Recovery Cycle Register CS7REC 16 16 1, 2 BCLK Buses

0008 3880h BSC CS Recovery Cycle Insertion Enable Register CSRECEN 16 16 1, 2 BCLK Buses

0008 3C00h BSC SDC Control Register SDCCR 8 8 1, 2 BCLK Buses

0008 3C01h BSC SDC Mode Register SDCMOD 8 8 1, 2 BCLK Buses

R01DS0276EJ0230 Rev.2.30 Page 99 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (7 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 3C02h BSC SDRAM Access Mode Register SDAMOD 8 8 1, 2 BCLK Buses

0008 3C10h BSC SDRAM Self-Refresh Control Register SDSELF 8 8 1, 2 BCLK Buses

0008 3C14h BSC SDRAM Refresh Control Register SDRFCR 16 16 1, 2 BCLK Buses

0008 3C16h BSC SDRAM Auto-Refresh Control Register SDRFEN 8 8 1, 2 BCLK Buses

0008 3C20h BSC SDRAM Initialization Sequence Control Register SDICR 8 8 1, 2 BCLK Buses

0008 3C24h BSC SDRAM Initialization Register SDIR 16 16 1, 2 BCLK Buses

0008 3C40h BSC SDRAM Address Register SDADR 8 8 1, 2 BCLK Buses

0008 3C44h BSC SDRAM Timing Register SDTR 32 32 1, 2 BCLK Buses

0008 3C48h BSC SDRAM Mode Register SDMOD 16 16 1, 2 BCLK Buses

0008 3C50h BSC SDRAM Status Register SDSR 8 8 1, 2 BCLK Buses

0008 6400h MPU Region-0 Start Page Number Register RSPAGE0 32 32 1 ICLK MPU

0008 6404h MPU Region-0 End Page Number Register REPAGE0 32 32 1 ICLK MPU

0008 6408h MPU Region-1 Start Page Number Register RSPAGE1 32 32 1 ICLK MPU

0008 640Ch MPU Region-1 End Page Number Register REPAGE1 32 32 1 ICLK MPU

0008 6410h MPU Region-2 Start Page Number Register RSPAGE2 32 32 1 ICLK MPU

0008 6414h MPU Region-2 End Page Number Register REPAGE2 32 32 1 ICLK MPU

0008 6418h MPU Region-3 Start Page Number Register RSPAGE3 32 32 1 ICLK MPU

0008 641Ch MPU Region-3 End Page Number Register REPAGE3 32 32 1 ICLK MPU

0008 6420h MPU Region-4 Start Page Number Register RSPAGE4 32 32 1 ICLK MPU

0008 6424h MPU Region-4 End Page Number Register REPAGE4 32 32 1 ICLK MPU

0008 6428h MPU Region-5 Start Page Number Register RSPAGE5 32 32 1 ICLK MPU

0008 642Ch MPU Region-5 End Page Number Register REPAGE5 32 32 1 ICLK MPU

0008 6430h MPU Region-6 Start Page Number Register RSPAGE6 32 32 1 ICLK MPU

0008 6434h MPU Region-6 End Page Number Register REPAGE6 32 32 1 ICLK MPU

0008 6438h MPU Region-7 Start Page Number Register RSPAGE7 32 32 1 ICLK MPU

0008 643Ch MPU Region-7 End Page Number Register REPAGE7 32 32 1 ICLK MPU

0008 6500h MPU Memory-Protection Enable Register MPEN 32 32 1 ICLK MPU

0008 6504h MPU Background Access Control Register MPBAC 32 32 1 ICLK MPU

0008 6508h MPU Memory-Protection Error Status-Clearing Register MPECLR 32 32 1 ICLK MPU

0008 650Ch MPU Memory-Protection Error Status Register MPESTS 32 32 1 ICLK MPU

0008 6514h MPU Data Memory-Protection Error Address Register MPDEA 32 32 1 ICLK MPU

0008 6520h MPU Region Search Address Register MPSA 32 32 1 ICLK MPU

0008 6524h MPU Region Search Operation Register MPOPS 16 16 1 ICLK MPU

0008 6526h MPU Region Invalidation Operation Register MPOPI 16 16 1 ICLK MPU

0008 6528h MPU Instruction-Hit Region Register MHITI 32 32 1 ICLK MPU

0008 652Ch MPU Data-Hit Region Register MHITD 32 32 1 ICLK MPU

0008 7010h to ICU Interrupt Request Register 016 to Interrupt Request IR016 to 8 8 2 ICLK ICUB
0008 70FFh Register 255 IR255

0008 711Ah to ICU DTC Transfer Request Enable Register 026 to DTC DTCER026 to 8 8 2 ICLK ICUB
0008 71FFh Transfer Request Enable Register 255 DTCER255

0008 7202h to ICU Interrupt Request Enable Register 02 to Interrupt IER02 to 8 8 2 ICLK ICUB
0008 721Fh Request Enable Register 1F IER1F

0008 72E0h ICU Software Interrupt Generation Register SWINTR 8 8 2 ICLK ICUB

0008 72E1h ICU Software Interrupt 2 Generation Register SWINT2R 8 8 2 ICLK ICUB

0008 72F0h ICU Fast Interrupt Set Register FIR 16 16 2 ICLK ICUB

0008 7300h to ICU Interrupt Source Priority Register 000 to Interrupt IPR000 to 8 8 2 ICLK ICUB
0008 73FFh Source Priority Register 255 IPR255

0008 7400h ICU DMAC Trigger Select Register 0 DMRSR0 8 8 2 ICLK ICUB

0008 7404h ICU DMAC Trigger Select Register 1 DMRSR1 8 8 2 ICLK ICUB

0008 7408h ICU DMAC Trigger Select Register 2 DMRSR2 8 8 2 ICLK ICUB

0008 740Ch ICU DMAC Trigger Select Register 3 DMRSR3 8 8 2 ICLK ICUB

R01DS0276EJ0230 Rev.2.30 Page 100 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (8 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 7410h ICU DMAC Trigger Select Register 4 DMRSR4 8 8 2 ICLK ICUB

0008 7414h ICU DMAC Trigger Select Register 5 DMRSR5 8 8 2 ICLK ICUB

0008 7418h ICU DMAC Trigger Select Register 6 DMRSR6 8 8 2 ICLK ICUB

0008 741Ch ICU DMAC Trigger Select Register 7 DMRSR7 8 8 2 ICLK ICUB

0008 7500h to ICU IRQ Control Register 0 to IRQ Control Register 15 IRQCR0 to 8 8 2 ICLK ICUB
0008 750Fh IRQCR15

0008 7520h ICU IRQ Pin Digital Filter Enable Register 0 IRQFLTE0 8 8 2 ICLK ICUB

0008 7521h ICU IRQ Pin Digital Filter Enable Register 1 IRQFLTE1 8 8 2 ICLK ICUB

0008 7528h ICU IRQ Pin Digital Filter Setting Register 0 IRQFLTC0 16 16 2 ICLK ICUB

0008 752Ah ICU IRQ Pin Digital Filter Setting Register 1 IRQFLTC1 16 16 2 ICLK ICUB

0008 7580h ICU Non-Maskable Interrupt Status Register NMISR 8 8 2 ICLK ICUB

0008 7581h ICU Non-Maskable Interrupt Enable Register NMIER 8 8 2 ICLK ICUB

0008 7582h ICU Non-Maskable Interrupt Status Clear Register NMICLR 8 8 2 ICLK ICUB

0008 7583h ICU NMI Pin Interrupt Control Register NMICR 8 8 2 ICLK ICUB

0008 7590h ICU NMI Pin Digital Filter Enable Register NMIFLTE 8 8 2 ICLK ICUB

0008 7594h ICU NMI Pin Digital Filter Setting Register NMIFLTC 8 8 2 ICLK ICUB

0008 7600h ICU Group BE0 Interrupt Request Register GRPBE0 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7630h ICU Group BL0 Interrupt Request Register GRPBL0 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7634h ICU Group BL1 Interrupt Request Register GRPBL1 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7638h ICU Group BL2 Interrupt Request Register GRPBL2 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7640h ICU Group BE0 Interrupt Request Enable Register GENBE0 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7670h ICU Group BL0 Interrupt Request Enable Register GENBL0 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7674h ICU Group BL1 Interrupt Request Enable Register GENBL1 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7678h ICU Group BL2 Interrupt Request Enable Register GENBL2 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7680h ICU Group BE0 Interrupt Clear Register GCRBE0 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7700h ICU Software Configurable Interrupt B Request Register 0 PIBR0 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7701h ICU Software Configurable Interrupt B Request Register 1 PIBR1 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7702h ICU Software Configurable Interrupt B Request Register 2 PIBR2 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7703h ICU Software Configurable Interrupt B Request Register 3 PIBR3 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7704h ICU Software Configurable Interrupt B Request Register 4 PIBR4 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7705h ICU Software Configurable Interrupt B Request Register 5 PIBR5 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7706h ICU Software Configurable Interrupt B Request Register 6 PIBR6 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7707h ICU Software Configurable Interrupt B Request Register 7 PIBR7 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7708h ICU Software Configurable Interrupt B Request Register 8 PIBR8 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7709h ICU Software Configurable Interrupt B Request Register 9 PIBR9 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 770Ah ICU Software Configurable Interrupt B Request Register A PIBRA 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 770Bh ICU Software Configurable Interrupt B Request Register B PIBRB 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKB

0008 7780h ICU Software Configurable Interrupt B Source Select SLIBXR128 8 8 2 ICLK to 2 ICLK ICUB
Register X128 1 PCLKB

0008 7781h ICU Software Configurable Interrupt B Source Select SLIBXR129 8 8 2 ICLK to 2 ICLK ICUB
Register X129 1 PCLKB

0008 7782h ICU Software Configurable Interrupt B Source Select SLIBXR130 8 8 2 ICLK to 2 ICLK ICUB
Register X130 1 PCLKB

R01DS0276EJ0230 Rev.2.30 Page 101 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (9 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 7783h ICU Software Configurable Interrupt B Source Select SLIBXR131 8 8 2 ICLK to 2 ICLK ICUB
Register X131 1 PCLKB

0008 7784h ICU Software Configurable Interrupt B Source Select SLIBXR132 8 8 2 ICLK to 2 ICLK ICUB
Register X132 1 PCLKB

0008 7785h ICU Software Configurable Interrupt B Source Select SLIBXR133 8 8 2 ICLK to 2 ICLK ICUB
Register X133 1 PCLKB

0008 7786h ICU Software Configurable Interrupt B Source Select SLIBXR134 8 8 2 ICLK to 2 ICLK ICUB
Register X134 1 PCLKB

0008 7787h ICU Software Configurable Interrupt B Source Select SLIBXR135 8 8 2 ICLK to 2 ICLK ICUB
Register X135 1 PCLKB

0008 7788h ICU Software Configurable Interrupt B Source Select SLIBXR136 8 8 2 ICLK to 2 ICLK ICUB
Register X136 1 PCLKB

0008 7789h ICU Software Configurable Interrupt B Source Select SLIBXR137 8 8 2 ICLK to 2 ICLK ICUB
Register X137 1 PCLKB

0008 778Ah ICU Software Configurable Interrupt B Source Select SLIBXR138 8 8 2 ICLK to 2 ICLK ICUB
Register X138 1 PCLKB

0008 778Bh ICU Software Configurable Interrupt B Source Select SLIBXR139 8 8 2 ICLK to 2 ICLK ICUB
Register X139 1 PCLKB

0008 778Ch ICU Software Configurable Interrupt B Source Select SLIBXR140 8 8 2 ICLK to 2 ICLK ICUB
Register X140 1 PCLKB

0008 778Dh ICU Software Configurable Interrupt B Source Select SLIBXR141 8 8 2 ICLK to 2 ICLK ICUB
Register X141 1 PCLKB

0008 778Eh ICU Software Configurable Interrupt B Source Select SLIBXR142 8 8 2 ICLK to 2 ICLK ICUB
Register X142 1 PCLKB

0008 778Fh ICU Software Configurable Interrupt B Source Select SLIBXR143 8 8 2 ICLK to 2 ICLK ICUB
Register X143 1 PCLKB

0008 7790h ICU Software Configurable Interrupt B Source Select SLIBR144 8 8 2 ICLK to 2 ICLK ICUB
Register 144 1 PCLKB

0008 7791h ICU Software Configurable Interrupt B Source Select SLIBR145 8 8 2 ICLK to 2 ICLK ICUB
Register 145 1 PCLKB

0008 7792h ICU Software Configurable Interrupt B Source Select SLIBR146 8 8 2 ICLK to 2 ICLK ICUB
Register 146 1 PCLKB

0008 7793h ICU Software Configurable Interrupt B Source Select SLIBR147 8 8 2 ICLK to 2 ICLK ICUB
Register 147 1 PCLKB

0008 7794h ICU Software Configurable Interrupt B Source Select SLIBR148 8 8 2 ICLK to 2 ICLK ICUB
Register 148 1 PCLKB

0008 7795h ICU Software Configurable Interrupt B Source Select SLIBR149 8 8 2 ICLK to 2 ICLK ICUB
Register 149 1 PCLKB

0008 7796h ICU Software Configurable Interrupt B Source Select SLIBR150 8 8 2 ICLK to 2 ICLK ICUB
Register 150 1 PCLKB

0008 7797h ICU Software Configurable Interrupt B Source Select SLIBR151 8 8 2 ICLK to 2 ICLK ICUB
Register 151 1 PCLKB

0008 7798h ICU Software Configurable Interrupt B Source Select SLIBR152 8 8 2 ICLK to 2 ICLK ICUB
Register 152 1 PCLKB

0008 7799h ICU Software Configurable Interrupt B Source Select SLIBR153 8 8 2 ICLK to 2 ICLK ICUB
Register 153 1 PCLKB

0008 779Ah ICU Software Configurable Interrupt B Source Select SLIBR154 8 8 2 ICLK to 2 ICLK ICUB
Register 154 1 PCLKB

0008 779Bh ICU Software Configurable Interrupt B Source Select SLIBR155 8 8 2 ICLK to 2 ICLK ICUB
Register 155 1 PCLKB

0008 779Ch ICU Software Configurable Interrupt B Source Select SLIBR156 8 8 2 ICLK to 2 ICLK ICUB
Register 156 1 PCLKB

0008 779Dh ICU Software Configurable Interrupt B Source Select SLIBR157 8 8 2 ICLK to 2 ICLK ICUB
Register 157 1 PCLKB

0008 779Eh ICU Software Configurable Interrupt B Source Select SLIBR158 8 8 2 ICLK to 2 ICLK ICUB
Register 158 1 PCLKB

0008 779Fh ICU Software Configurable Interrupt B Source Select SLIBR159 8 8 2 ICLK to 2 ICLK ICUB
Register 159 1 PCLKB

0008 77A0h ICU Software Configurable Interrupt B Source Select SLIBR160 8 8 2 ICLK to 2 ICLK ICUB
Register 160 1 PCLKB

0008 77A1h ICU Software Configurable Interrupt B Source Select SLIBR161 8 8 2 ICLK to 2 ICLK ICUB
Register 161 1 PCLKB

R01DS0276EJ0230 Rev.2.30 Page 102 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (10 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 77A2h ICU Software Configurable Interrupt B Source Select SLIBR162 8 8 2 ICLK to 2 ICLK ICUB
Register 162 1 PCLKB

0008 77A3h ICU Software Configurable Interrupt B Source Select SLIBR163 8 8 2 ICLK to 2 ICLK ICUB
Register 163 1 PCLKB

0008 77A4h ICU Software Configurable Interrupt B Source Select SLIBR164 8 8 2 ICLK to 2 ICLK ICUB
Register 164 1 PCLKB

0008 77A5h ICU Software Configurable Interrupt B Source Select SLIBR165 8 8 2 ICLK to 2 ICLK ICUB
Register 165 1 PCLKB

0008 77A6h ICU Software Configurable Interrupt B Source Select SLIBR166 8 8 2 ICLK to 2 ICLK ICUB
Register 166 1 PCLKB

0008 77A7h ICU Software Configurable Interrupt B Source Select SLIBR167 8 8 2 ICLK to 2 ICLK ICUB
Register 167 1 PCLKB

0008 77A8h ICU Software Configurable Interrupt B Source Select SLIBR168 8 8 2 ICLK to 2 ICLK ICUB
Register 168 1 PCLKB

0008 77A9h ICU Software Configurable Interrupt B Source Select SLIBR169 8 8 2 ICLK to 2 ICLK ICUB
Register 169 1 PCLKB

0008 77AAh ICU Software Configurable Interrupt B Source Select SLIBR170 8 8 2 ICLK to 2 ICLK ICUB
Register 170 1 PCLKB

0008 77ABh ICU Software Configurable Interrupt B Source Select SLIBR171 8 8 2 ICLK to 2 ICLK ICUB
Register 171 1 PCLKB

0008 77ACh ICU Software Configurable Interrupt B Source Select SLIBR172 8 8 2 ICLK to 2 ICLK ICUB
Register 172 1 PCLKB

0008 77ADh ICU Software Configurable Interrupt B Source Select SLIBR173 8 8 2 ICLK to 2 ICLK ICUB
Register 173 1 PCLKB

0008 77AEh ICU Software Configurable Interrupt B Source Select SLIBR174 8 8 2 ICLK to 2 ICLK ICUB
Register 174 1 PCLKB

0008 77AFh ICU Software Configurable Interrupt B Source Select SLIBR175 8 8 2 ICLK to 2 ICLK ICUB
Register 175 1 PCLKB

0008 77B0h ICU Software Configurable Interrupt B Source Select SLIBR176 8 8 2 ICLK to 2 ICLK ICUB
Register 176 1 PCLKB

0008 77B1h ICU Software Configurable Interrupt B Source Select SLIBR177 8 8 2 ICLK to 2 ICLK ICUB
Register 177 1 PCLKB

0008 77B2h ICU Software Configurable Interrupt B Source Select SLIBR178 8 8 2 ICLK to 2 ICLK ICUB
Register 178 1 PCLKB

0008 77B3h ICU Software Configurable Interrupt B Source Select SLIBR179 8 8 2 ICLK to 2 ICLK ICUB
Register 179 1 PCLKB

0008 77B4h ICU Software Configurable Interrupt B Source Select SLIBR180 8 8 2 ICLK to 2 ICLK ICUB
Register 180 1 PCLKB

0008 77B5h ICU Software Configurable Interrupt B Source Select SLIBR181 8 8 2 ICLK to 2 ICLK ICUB
Register 181 1 PCLKB

0008 77B6h ICU Software Configurable Interrupt B Source Select SLIBR182 8 8 2 ICLK to 2 ICLK ICUB
Register 182 1 PCLKB

0008 77B7h ICU Software Configurable Interrupt B Source Select SLIBR183 8 8 2 ICLK to 2 ICLK ICUB
Register 183 1 PCLKB

0008 77B8h ICU Software Configurable Interrupt B Source Select SLIBR184 8 8 2 ICLK to 2 ICLK ICUB
Register 184 1 PCLKB

0008 77B9h ICU Software Configurable Interrupt B Source Select SLIBR185 8 8 2 ICLK to 2 ICLK ICUB
Register 185 1 PCLKB

0008 77BAh ICU Software Configurable Interrupt B Source Select SLIBR186 8 8 2 ICLK to 2 ICLK ICUB
Register 186 1 PCLKB

0008 77BBh ICU Software Configurable Interrupt B Source Select SLIBR187 8 8 2 ICLK to 2 ICLK ICUB
Register 187 1 PCLKB

0008 77BCh ICU Software Configurable Interrupt B Source Select SLIBR188 8 8 2 ICLK to 2 ICLK ICUB
Register 188 1 PCLKB

0008 77BDh ICU Software Configurable Interrupt B Source Select SLIBR189 8 8 2 ICLK to 2 ICLK ICUB
Register 189 1 PCLKB

0008 77BEh ICU Software Configurable Interrupt B Source Select SLIBR190 8 8 2 ICLK to 2 ICLK ICUB
Register 190 1 PCLKB

0008 77BFh ICU Software Configurable Interrupt B Source Select SLIBR191 8 8 2 ICLK to 2 ICLK ICUB
Register 191 1 PCLKB

0008 77C0h ICU Software Configurable Interrupt B Source Select SLIBR192 8 8 2 ICLK to 2 ICLK ICUB
Register 192 1 PCLKB

R01DS0276EJ0230 Rev.2.30 Page 103 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (11 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 77C1h ICU Software Configurable Interrupt B Source Select SLIBR193 8 8 2 ICLK to 2 ICLK ICUB
Register 193 1 PCLKB

0008 77C2h ICU Software Configurable Interrupt B Source Select SLIBR194 8 8 2 ICLK to 2 ICLK ICUB
Register 194 1 PCLKB

0008 77C3h ICU Software Configurable Interrupt B Source Select SLIBR195 8 8 2 ICLK to 2 ICLK ICUB
Register 195 1 PCLKB

0008 77C4h ICU Software Configurable Interrupt B Source Select SLIBR196 8 8 2 ICLK to 2 ICLK ICUB
Register 196 1 PCLKB

0008 77C5h ICU Software Configurable Interrupt B Source Select SLIBR197 8 8 2 ICLK to 2 ICLK ICUB
Register 197 1 PCLKB

0008 77C6h ICU Software Configurable Interrupt B Source Select SLIBR198 8 8 2 ICLK to 2 ICLK ICUB
Register 198 1 PCLKB

0008 77C7h ICU Software Configurable Interrupt B Source Select SLIBR199 8 8 2 ICLK to 2 ICLK ICUB
Register 199 1 PCLKB

0008 77C8h ICU Software Configurable Interrupt B Source Select SLIBR200 8 8 2 ICLK to 2 ICLK ICUB
Register 200 1 PCLKB

0008 77C9h ICU Software Configurable Interrupt B Source Select SLIBR201 8 8 2 ICLK to 2 ICLK ICUB
Register 201 1 PCLKB

0008 77CAh ICU Software Configurable Interrupt B Source Select SLIBR202 8 8 2 ICLK to 2 ICLK ICUB
Register 202 1 PCLKB

0008 77CBh ICU Software Configurable Interrupt B Source Select SLIBR203 8 8 2 ICLK to 2 ICLK ICUB
Register 203 1 PCLKB

0008 77CCh ICU Software Configurable Interrupt B Source Select SLIBR204 8 8 2 ICLK to 2 ICLK ICUB
Register 204 1 PCLKB

0008 77CDh ICU Software Configurable Interrupt B Source Select SLIBR205 8 8 2 ICLK to 2 ICLK ICUB
Register 205 1 PCLKB

0008 77CEh ICU Software Configurable Interrupt B Source Select SLIBR206 8 8 2 ICLK to 2 ICLK ICUB
Register 206 1 PCLKB

0008 77CFh ICU Software Configurable Interrupt B Source Select SLIBR207 8 8 2 ICLK to 2 ICLK ICUB
Register 207 1 PCLKB

0008 7830h ICU Group AL0 Interrupt Request Register GRPAL0 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7834h ICU Group AL1 Interrupt Request Register GRPAL1 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7870h ICU Group AL0 Interrupt Request Enable Register GENAL0 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7874h ICU Group AL1 Interrupt Request Enable Register GENAL1 32 32 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7900h ICU Software Configurable Interrupt A Request Register 0 PIAR0 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7901h ICU Software Configurable Interrupt A Request Register 1 PIAR1 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7902h ICU Software Configurable Interrupt A Request Register 2 PIAR2 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7903h ICU Software Configurable Interrupt A Request Register 3 PIAR3 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7904h ICU Software Configurable Interrupt A Request Register 4 PIAR4 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 7905h ICU Software Configurable Interrupt A Request Register 5 PIAR5 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 790Bh ICU Software Configurable Interrupt A Request Register B PIARB 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKA

0008 79D0h ICU Software Configurable Interrupt A Source Select SLIAR208 8 8 2 ICLK to 2 ICLK ICUB
Register 208 1 PCLKA

0008 79D1h ICU Software Configurable Interrupt A Source Select SLIAR209 8 8 2 ICLK to 2 ICLK ICUB
Register 209 1 PCLKA

0008 79D2h ICU Software Configurable Interrupt A Source Select SLIAR210 8 8 2 ICLK to 2 ICLK ICUB
Register 210 1 PCLKA

0008 79D3h ICU Software Configurable Interrupt A Source Select SLIAR211 8 8 2 ICLK to 2 ICLK ICUB
Register 211 1 PCLKA

0008 79D4h ICU Software Configurable Interrupt A Source Select SLIAR212 8 8 2 ICLK to 2 ICLK ICUB
Register 212 1 PCLKA

0008 79D5h ICU Software Configurable Interrupt A Source Select SLIAR213 8 8 2 ICLK to 2 ICLK ICUB
Register 213 1 PCLKA

0008 79D6h ICU Software Configurable Interrupt A Source Select SLIAR214 8 8 2 ICLK to 2 ICLK ICUB
Register 214 1 PCLKA

R01DS0276EJ0230 Rev.2.30 Page 104 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (12 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 79D7h ICU Software Configurable Interrupt A Source Select SLIAR215 8 8 2 ICLK to 2 ICLK ICUB
Register 215 1 PCLKA

0008 79D8h ICU Software Configurable Interrupt A Source Select SLIAR216 8 8 2 ICLK to 2 ICLK ICUB
Register 216 1 PCLKA

0008 79D9h ICU Software Configurable Interrupt A Source Select SLIAR217 8 8 2 ICLK to 2 ICLK ICUB
Register 217 1 PCLKA

0008 79DAh ICU Software Configurable Interrupt A Source Select SLIAR218 8 8 2 ICLK to 2 ICLK ICUB
Register 218 1 PCLKA

0008 79DBh ICU Software Configurable Interrupt A Source Select SLIAR219 8 8 2 ICLK to 2 ICLK ICUB
Register 219 1 PCLKA

0008 79DCh ICU Software Configurable Interrupt A Source Select SLIAR220 8 8 2 ICLK to 2 ICLK ICUB
Register 220 1 PCLKA

0008 79DDh ICU Software Configurable Interrupt A Source Select SLIAR221 8 8 2 ICLK to 2 ICLK ICUB
Register 221 1 PCLKA

0008 79DEh ICU Software Configurable Interrupt A Source Select SLIAR222 8 8 2 ICLK to 2 ICLK ICUB
Register 222 1 PCLKA

0008 79DFh ICU Software Configurable Interrupt A Source Select SLIAR223 8 8 2 ICLK to 2 ICLK ICUB
Register 223 1 PCLKA

0008 79E0h ICU Software Configurable Interrupt A Source Select SLIAR224 8 8 2 ICLK to 2 ICLK ICUB
Register 224 1 PCLKA

0008 79E1h ICU Software Configurable Interrupt A Source Select SLIAR225 8 8 2 ICLK to 2 ICLK ICUB
Register 225 1 PCLKA

0008 79E2h ICU Software Configurable Interrupt A Source Select SLIAR226 8 8 2 ICLK to 2 ICLK ICUB
Register 226 1 PCLKA

0008 79E3h ICU Software Configurable Interrupt A Source Select SLIAR227 8 8 2 ICLK to 2 ICLK ICUB
Register 227 1 PCLKA

0008 79E4h ICU Software Configurable Interrupt A Source Select SLIAR228 8 8 2 ICLK to 2 ICLK ICUB
Register 228 1 PCLKA

0008 79E5h ICU Software Configurable Interrupt A Source Select SLIAR229 8 8 2 ICLK to 2 ICLK ICUB
Register 229 1 PCLKA

0008 79E6h ICU Software Configurable Interrupt A Source Select SLIAR230 8 8 2 ICLK to 2 ICLK ICUB
Register 230 1 PCLKA

0008 79E7h ICU Software Configurable Interrupt A Source Select SLIAR231 8 8 2 ICLK to 2 ICLK ICUB
Register 231 1 PCLKA

0008 79E8h ICU Software Configurable Interrupt A Source Select SLIAR232 8 8 2 ICLK to 2 ICLK ICUB
Register 232 1 PCLKA

0008 79E9h ICU Software Configurable Interrupt A Source Select SLIAR233 8 8 2 ICLK to 2 ICLK ICUB
Register 233 1 PCLKA

0008 79EAh ICU Software Configurable Interrupt A Source Select SLIAR234 8 8 2 ICLK to 2 ICLK ICUB
Register 234 1 PCLKA

0008 79EBh ICU Software Configurable Interrupt A Source Select SLIAR235 8 8 2 ICLK to 2 ICLK ICUB
Register 235 1 PCLKA

0008 79ECh ICU Software Configurable Interrupt A Source Select SLIAR236 8 8 2 ICLK to 2 ICLK ICUB
Register 236 1 PCLKA

0008 79EDh ICU Software Configurable Interrupt A Source Select SLIAR237 8 8 2 ICLK to 2 ICLK ICUB
Register 237 1 PCLKA

0008 79EEh ICU Software Configurable Interrupt A Source Select SLIAR238 8 8 2 ICLK to 2 ICLK ICUB
Register 238 1 PCLKA

0008 79EFh ICU Software Configurable Interrupt A Source Select SLIAR239 8 8 2 ICLK to 2 ICLK ICUB
Register 239 1 PCLKA

0008 79F0h ICU Software Configurable Interrupt A Source Select SLIAR240 8 8 2 ICLK to 2 ICLK ICUB
Register 240 1 PCLKA

0008 79F1h ICU Software Configurable Interrupt A Source Select SLIAR241 8 8 2 ICLK to 2 ICLK ICUB
Register 241 1 PCLKA

0008 79F2h ICU Software Configurable Interrupt A Source Select SLIAR242 8 8 2 ICLK to 2 ICLK ICUB
Register 242 1 PCLKA

0008 79F3h ICU Software Configurable Interrupt A Source Select SLIAR243 8 8 2 ICLK to 2 ICLK ICUB
Register 243 1 PCLKA

0008 79F4h ICU Software Configurable Interrupt A Source Select SLIAR244 8 8 2 ICLK to 2 ICLK ICUB
Register 244 1 PCLKA

0008 79F5h ICU Software Configurable Interrupt A Source Select SLIAR245 8 8 2 ICLK to 2 ICLK ICUB
Register 245 1 PCLKA

R01DS0276EJ0230 Rev.2.30 Page 105 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (13 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 79F6h ICU Software Configurable Interrupt A Source Select SLIAR246 8 8 2 ICLK to 2 ICLK ICUB
Register 246 1 PCLKA

0008 79F7h ICU Software Configurable Interrupt A Source Select SLIAR247 8 8 2 ICLK to 2 ICLK ICUB
Register 247 1 PCLKA

0008 79F8h ICU Software Configurable Interrupt A Source Select SLIAR248 8 8 2 ICLK to 2 ICLK ICUB
Register 248 1 PCLKA

0008 79F9h ICU Software Configurable Interrupt A Source Select SLIAR249 8 8 2 ICLK to 2 ICLK ICUB
Register 249 1 PCLKA

0008 79FAh ICU Software Configurable Interrupt A Source Select SLIAR250 8 8 2 ICLK to 2 ICLK ICUB
Register 250 1 PCLKA

0008 79FBh ICU Software Configurable Interrupt A Source Select SLIAR251 8 8 2 ICLK to 2 ICLK ICUB
Register 251 1 PCLKA

0008 79FCh ICU Software Configurable Interrupt A Source Select SLIAR252 8 8 2 ICLK to 2 ICLK ICUB
Register 252 1 PCLKA

0008 79FDh ICU Software Configurable Interrupt A Source Select SLIAR253 8 8 2 ICLK to 2 ICLK ICUB
Register 253 1 PCLKA

0008 79FEh ICU Software Configurable Interrupt A Source Select SLIAR254 8 8 2 ICLK to 2 ICLK ICUB
Register 254 1 PCLKA

0008 79FFh ICU Software Configurable Interrupt A Source Select SLIAR255 8 8 2 ICLK to 2 ICLK ICUB
Register 255 1 PCLKA

0008 7A00h ICU Software Configurable Interrupt Source Select SLIPRCR 8 8 2 ICLK to 2 ICLK ICUB
Register Write Protect Register 1 PCLKA/B

0008 7A01h ICU EXDMAC Trigger Select Register SELEXDR 8 8 2 ICLK to 2 ICLK ICUB
1 PCLKA/B

0008 8000h CMT Compare Match Timer Start Register 0 CMSTR0 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8002h CMT0 Compare Match Timer Control Register CMCR 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8004h CMT0 Compare Match Counter CMCNT 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8006h CMT0 Compare Match Constant Register CMCOR 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8008h CMT1 Compare Match Timer Control Register CMCR 16 16 2, 3 PCLKB 2 ICLK CMT

0008 800Ah CMT1 Compare Match Counter CMCNT 16 16 2, 3 PCLKB 2 ICLK CMT

0008 800Ch CMT1 Compare Match Constant Register CMCOR 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8010h CMT Compare Match Timer Start Register 1 CMSTR1 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8012h CMT2 Compare Match Timer Control Register CMCR 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8014h CMT2 Compare Match Counter CMCNT 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8016h CMT2 Compare Match Constant Register CMCOR 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8018h CMT3 Compare Match Timer Control Register CMCR 16 16 2, 3 PCLKB 2 ICLK CMT

0008 801Ah CMT3 Compare Match Counter CMCNT 16 16 2, 3 PCLKB 2 ICLK CMT

0008 801Ch CMT3 Compare Match Constant Register CMCOR 16 16 2, 3 PCLKB 2 ICLK CMT

0008 8020h WDT WDT Refresh Register WDTRR 8 8 2, 3 PCLKB 2 ICLK WDTA

0008 8022h WDT WDT Control Register WDTCR 16 16 2, 3 PCLKB 2 ICLK WDTA

0008 8024h WDT WDT Status Register WDTSR 16 16 2, 3 PCLKB 2 ICLK WDTA

0008 8026h WDT WDT Reset Control Register WDTRCR 8 8 2, 3 PCLKB 2 ICLK WDTA

0008 8030h IWDT IWDT Refresh Register IWDTRR 8 8 2, 3 PCLKB 2 ICLK IWDTa

0008 8032h IWDT IWDT Control Register IWDTCR 16 16 2, 3 PCLKB 2 ICLK IWDTa

0008 8034h IWDT IWDT Status Register IWDTSR 16 16 2, 3 PCLKB 2 ICLK IWDTa

0008 8036h IWDT IWDT Reset Control Register IWDTRCR 8 8 2, 3 PCLKB 2 ICLK IWDTa

0008 8038h IWDT IWDT Count Stop Control Register IWDTCSTPR 8 8 2, 3 PCLKB 2 ICLK IWDTa

0008 8040h DA D/A Data Register 0 DADR0 16 16 2, 3 PCLKB 2 ICLK R12DA

0008 8042h DA D/A Data Register 1 DADR1 16 16 2, 3 PCLKB 2 ICLK R12DA

0008 8044h DA D/A Control Register DACR 8 8 2, 3 PCLKB 2 ICLK R12DA

0008 8045h DA Data Register Format Select Register DADPR 8 8 2, 3 PCLKB 2 ICLK R12DA

0008 8046h DA D/A A/D Synchronous Start Control Register DAADSCR 8 8 2, 3 PCLKB 2 ICLK R12DA

0008 8048h DA D/A Output Amplifier Control Register DAAMPCR 8 8 2, 3 PCLKB 2 ICLK R12DA

0008 805Ch DA D/A Output Amplifier Stabilization Wait Control Register DAASWCR 8 8 2, 3 PCLKB 2 ICLK R12DA

0008 8100h TPUA Timer Start Register TSTR 8 8 2, 3 PCLKB 2 ICLK TPUa

R01DS0276EJ0230 Rev.2.30 Page 106 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (14 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 8101h TPUA Timer Synchronous Register TSYR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8108h TPU0 Noise Filter Control Register NFCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8109h TPU1 Noise Filter Control Register NFCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 810Ah TPU2 Noise Filter Control Register NFCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 810Bh TPU3 Noise Filter Control Register NFCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 810Ch TPU4 Noise Filter Control Register NFCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 810Dh TPU5 Noise Filter Control Register NFCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8110h TPU0 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8111h TPU0 Timer Mode Register TMDR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8112h TPU0 Timer I/O Control Register H TIORH 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8113h TPU0 Timer I/O Control Register L TIORL 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8114h TPU0 Timer Interrupt Enable Register TIER 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8115h TPU0 Timer Status Register TSR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8116h TPU0 Timer Counter TCNT 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8118h TPU0 Timer General Register A TGRA 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 811Ah TPU0 Timer General Register B TGRB 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 811Ch TPU0 Timer General Register C TGRC 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 811Eh TPU0 Timer General Register D TGRD 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8120h TPU1 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8121h TPU1 Timer Mode Register TMDR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8122h TPU1 Timer I/O Control Register TIOR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8124h TPU1 Timer Interrupt Enable Register TIER 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8125h TPU1 Timer Status Register TSR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8126h TPU1 Timer Counter TCNT 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8128h TPU1 Timer General Register A TGRA 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 812Ah TPU1 Timer General Register B TGRB 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8130h TPU2 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8131h TPU2 Timer Mode Register TMDR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8132h TPU2 Timer I/O Control Register TIOR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8134h TPU2 Timer Interrupt Enable Register TIER 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8135h TPU2 Timer Status Register TSR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8136h TPU2 Timer Counter TCNT 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8138h TPU2 Timer General Register A TGRA 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 813Ah TPU2 Timer General Register B TGRB 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8140h TPU3 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8141h TPU3 Timer Mode Register TMDR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8142h TPU3 Timer I/O Control Register H TIORH 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8143h TPU3 Timer I/O Control Register L TIORL 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8144h TPU3 Timer Interrupt Enable Register TIER 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8145h TPU3 Timer Status Register TSR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8146h TPU3 Timer Counter TCNT 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8148h TPU3 Timer General Register A TGRA 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 814Ah TPU3 Timer General Register B TGRB 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 814Ch TPU3 Timer General Register C TGRC 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 814Eh TPU3 Timer General Register D TGRD 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8150h TPU4 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8151h TPU4 Timer Mode Register TMDR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8152h TPU4 Timer I/O Control Register TIOR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8154h TPU4 Timer Interrupt Enable Register TIER 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8155h TPU4 Timer Status Register TSR 8 8 2, 3 PCLKB 2 ICLK TPUa

R01DS0276EJ0230 Rev.2.30 Page 107 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (15 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 8156h TPU4 Timer Counter TCNT 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8158h TPU4 Timer General Register A TGRA 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 815Ah TPU4 Timer General Register B TGRB 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8160h TPU5 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8161h TPU5 Timer Mode Register TMDR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8162h TPU5 Timer I/O Control Register TIOR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8164h TPU5 Timer Interrupt Enable Register TIER 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8165h TPU5 Timer Status Register TSR 8 8 2, 3 PCLKB 2 ICLK TPUa

0008 8166h TPU5 Timer Counter TCNT 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 8168h TPU5 Timer General Register A TGRA 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 816Ah TPU5 Timer General Register B TGRB 16 16 2, 3 PCLKB 2 ICLK TPUa

0008 81E6h PPG0 PPG Output Control Register PCR 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81E7h PPG0 PPG Output Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81E8h PPG0 Next Data Enable Register H NDERH 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81E9h PPG0 Next Data Enable Register L NDERL 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81EAh PPG0 Output Data Register H PODRH 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81EBh PPG0 Output Data Register L PODRL 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81ECh PPG0 Next Data Register H NDRH 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81EDh PPG0 Next Data Register L NDRL 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81EEh PPG0 Next Data Register H2 NDRH2 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81EFh PPG0 Next Data Register L2 NDRL2 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81F0h PPG1 PPG Trigger Select Register PTRSLR 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81F6h PPG1 PPG Output Control Register PCR 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81F7h PPG1 PPG Output Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81F8h PPG1 Next Data Enable Register H NDERH 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81F9h PPG1 Next Data Enable Register L NDERL 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81FAh PPG1 Output Data Register H PODRH 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81FBh PPG1 Output Data Register L PODRL 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81FCh PPG1 Next Data Register H NDRH 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81FDh PPG1 Next Data Register L NDRL 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81FEh PPG1 Next Data Register H2 NDRH2 8 8 2, 3 PCLKB 2 ICLK PPG

0008 81FFh PPG1 Next Data Register L2 NDRL2 8 8 2, 3 PCLKB 2 ICLK PPG

0008 8200h TMR0 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8201h TMR1 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8202h TMR0 Timer Control/Status Register TCSR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8203h TMR1 Timer Control/Status Register TCSR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8204h TMR0 Time Constant Register A TCORA 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8204h TMR01 Time Constant Register A TCORA 16 16 2, 3 PCLKB 2 ICLK TMR

0008 8205h TMR1 Time Constant Register A TCORA 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8206h TMR0 Time Constant Register B TCORB 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8206h TMR01 Time Constant Register B TCORB 16 16 2, 3 PCLKB 2 ICLK TMR

0008 8207h TMR1 Time Constant Register B TCORB 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8208h TMR0 Timer Counter TCNT 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8208h TMR01 Timer Counter TCNT 16 16 2, 3 PCLKB 2 ICLK TMR

0008 8209h TMR1 Timer Counter TCNT 8 8 2, 3 PCLKB 2 ICLK TMR

0008 820Ah TMR0 Timer Counter Control Register TCCR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 820Ah TMR01 Timer Counter Control Register TCCR 16 16 2, 3 PCLKB 2 ICLK TMR

0008 820Bh TMR1 Timer Counter Control Register TCCR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 820Ch TMR0 Timer Counter Start Register TCSTR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 820Dh TMR1 Timer Counter Start Register TCSTR 8 8 2, 3 PCLKB 2 ICLK TMR

R01DS0276EJ0230 Rev.2.30 Page 108 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (16 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 8210h TMR2 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8211h TMR3 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8212h TMR2 Timer Control/Status Register TCSR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8213h TMR3 Timer Control/Status Register TCSR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8214h TMR2 Time Constant Register A TCORA 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8214h TMR23 Time Constant Register A TCORA 16 16 2, 3 PCLKB 2 ICLK TMR

0008 8215h TMR3 Time Constant Register A TCORA 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8216h TMR2 Time Constant Register B TCORB 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8216h TMR23 Time Constant Register B TCORB 16 16 2, 3 PCLKB 2 ICLK TMR

0008 8217h TMR3 Time Constant Register B TCORB 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8218h TMR2 Timer Counter TCNT 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8218h TMR23 Timer Counter TCNT 16 16 2, 3 PCLKB 2 ICLK TMR

0008 8219h TMR3 Timer Counter TCNT 8 8 2, 3 PCLKB 2 ICLK TMR

0008 821Ah TMR2 Timer Counter Control Register TCCR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 821Ah TMR23 Timer Counter Control Register TCCR 16 16 2, 3 PCLKB 2 ICLK TMR

0008 821Bh TMR3 Timer Counter Control Register TCCR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 821Ch TMR2 Timer Counter Start Register TCSTR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 821Dh TMR3 Timer Counter Start Register TCSTR 8 8 2, 3 PCLKB 2 ICLK TMR

0008 8280h CRC CRC Control Register CRCCR 8 8 2, 3 PCLKB 2 ICLK CRCA

0008 8284h CRC CRC Data Input Register CRCDIR 32 8, 32 2, 3 PCLKB 2 ICLK CRCA

0008 8288h CRC CRC Data Output Register CRCDOR 32 8, 16, 2, 3 PCLKB 2 ICLK CRCA
32

0008 8300h RIIC0 I2C-bus Control Register 1 ICCR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8301h RIIC0 I2C-bus Control Register 2 ICCR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8302h RIIC0 I2C-bus Mode Register 1 ICMR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8303h RIIC0 I2C-bus Mode Register 2 ICMR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8304h RIIC0 I2C-bus Mode Register 3 ICMR3 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8305h RIIC0 I2C-bus Function Enable Register ICFER 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8306h RIIC0 I2C-bus Status Enable Register ICSER 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8307h RIIC0 I2C-bus Interrupt Enable Register ICIER 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8308h RIIC0 I2C-bus Status Register 1 ICSR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8309h RIIC0 I2C-bus Status Register 2 ICSR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 830Ah RIIC0 Slave Address Register L0 SARL0 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 830Bh RIIC0 Slave Address Register U0 SARU0 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 830Ch RIIC0 Slave Address Register L1 SARL1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 830Dh RIIC0 Slave Address Register U1 SARU1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 830Eh RIIC0 Slave Address Register L2 SARL2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 830Fh RIIC0 Slave Address Register U2 SARU2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8310h RIIC0 I2C-bus Bit Rate Low-Level Register ICBRL 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8311h RIIC0 I2C-bus Bit Rate High-Level Register ICBRH 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8312h RIIC0 I2C-bus Transmit Data Register ICDRT 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8313h RIIC0 I2C-bus Receive Data Register ICDRR 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8320h RIIC1 I2C-bus Control Register 1 ICCR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8321h RIIC1 I2C-bus Control Register 2 ICCR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8322h RIIC1 I2C-bus Mode Register 1 ICMR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8323h RIIC1 I2C-bus Mode Register 2 ICMR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8324h RIIC1 I2C-bus Mode Register 3 ICMR3 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8325h RIIC1 I2C-bus Function Enable Register ICFER 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8326h RIIC1 I2C-bus Status Enable Register ICSER 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8327h RIIC1 I2C-bus Interrupt Enable Register ICIER 8 8 2, 3 PCLKB 2 ICLK RIICa

R01DS0276EJ0230 Rev.2.30 Page 109 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (17 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 8328h RIIC1 I2C-bus Status Register 1 ICSR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8329h RIIC1 I2C-bus Status Register 2 ICSR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 832Ah RIIC1 Slave Address Register L0 SARL0 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 832Bh RIIC1 Slave Address Register U0 SARU0 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 832Ch RIIC1 Slave Address Register L1 SARL1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 832Dh RIIC1 Slave Address Register U1 SARU1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 832Eh RIIC1 Slave Address Register L2 SARL2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 832Fh RIIC1 Slave Address Register U2 SARU2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8330h RIIC1 I2C-bus Bit Rate Low-Level Register ICBRL 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8331h RIIC1 I2C-bus Bit Rate High-Level Register ICBRH 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8332h RIIC1 I2C-bus Transmit Data Register ICDRT 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8333h RIIC1 I2C-bus Receive Data Register ICDRR 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8340h RIIC2 I2C-bus Control Register 1 ICCR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8341h RIIC2 I2C-bus Control Register 2 ICCR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8342h RIIC2 I2C-bus Mode Register 1 ICMR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8343h RIIC2 I2C-bus Mode Register 2 ICMR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8344h RIIC2 I2C-bus Mode Register 3 ICMR3 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8345h RIIC2 I2C-bus Function Enable Register ICFER 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8346h RIIC2 I2C-bus Status Enable Register ICSER 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8347h RIIC2 I2C-bus Interrupt Enable Register ICIER 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8348h RIIC2 I2C-bus Status Register 1 ICSR1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8349h RIIC2 I2C-bus Status Register 2 ICSR2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 834Ah RIIC2 Slave Address Register L0 SARL0 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 834Bh RIIC2 Slave Address Register U0 SARU0 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 834Ch RIIC2 Slave Address Register L1 SARL1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 834Dh RIIC2 Slave Address Register U1 SARU1 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 834Eh RIIC2 Slave Address Register L2 SARL2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 834Fh RIIC2 Slave Address Register U2 SARU2 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8350h RIIC2 I2C-bus Bit Rate Low-Level Register ICBRL 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8351h RIIC2 I2C-bus Bit Rate High-Level Register ICBRH 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8352h RIIC2 I2C-bus Transmit Data Register ICDRT 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8353h RIIC2 I2C-bus Receive Data Register ICDRR 8 8 2, 3 PCLKB 2 ICLK RIICa

0008 8500h MMCIF Command Setting Register CECMDSET 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8508h MMCIF Argument Register CEARG 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 850Ch MMCIF Automatically Issued CMD12 Argument Register CEARGCMD 32 32 2, 3 PCLKB 2 ICLK MMCIF
12

0008 8510h MMCIF Command Control Register CECMDCTRL 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8514h MMCIF Transfer Block Setting Register CEBLOCKSE 32 32 2, 3 PCLKB 2 ICLK MMCIF
T

0008 8518h MMCIF Clock Control Register CECLKCTRL 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 851Ch MMCIF Buffer Access Setting Register CEBUFACC 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8520h MMCIF Response Register 3 CERESP3 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8524h MMCIF Response Register 2 CERESP2 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8528h MMCIF Response Register 1 CERESP1 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 852Ch MMCIF Response Register 0 CERESP0 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8530h MMCIF Automatically Issued CMD12 Response Register CERESPCM 32 32 2, 3 PCLKB 2 ICLK MMCIF
D12

0008 8534h MMCIF Data Register CEDATA 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 853Ch MMCIF Boot Operation Setting Register CEBOOT 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8540h MMCIF Interrupt Status Flag Register CEINT 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8544h MMCIF Interrupt Request Enable Register CEINTEN 32 32 2, 3 PCLKB 2 ICLK MMCIF

R01DS0276EJ0230 Rev.2.30 Page 110 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (18 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 8548h MMCIF Status Register 1 CEHOSTSTS 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 854Ch MMCIF Status Register 2 CEHOSTSTS 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8570h MMCIF MMC Detection and Port Control Register CEDETECT 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 8574h MMCIF Special Mode Setting Register CEADDMOD 32 32 2, 3 PCLKB 2 ICLK MMCIF
E

0008 857Ch MMCIF Version Register CEVERSION 32 32 2, 3 PCLKB 2 ICLK MMCIF

0008 9000h S12AD A/D Control Register ADCSR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9004h S12AD A/D Channel Select Register A0 ADANSA0 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9008h S12AD A/D-Converted Value Addition/Average Function ADADS0 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Channel Select Register 0

0008 900Ch S12AD A/D-Converted Value Addition/Average Count Select ADADC 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register

0008 900Eh S12AD A/D Control Extended Register ADCER 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9010h S12AD A/D Conversion Start Trigger Select Register ADSTRGR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9014h S12AD A/D Channel Select Register B0 ADANSB0 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9018h S12AD A/D Data Duplication Register ADDBLDR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 901Eh S12AD A/D Self-Diagnosis Data Register ADRD 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9020h S12AD A/D Data Register 0 ADDR0 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9022h S12AD A/D Data Register 1 ADDR1 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9024h S12AD A/D Data Register 2 ADDR2 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9026h S12AD A/D Data Register 3 ADDR3 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9028h S12AD A/D Data Register 4 ADDR4 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 902Ah S12AD A/D Data Register 5 ADDR5 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 902Ch S12AD A/D Data Register 6 ADDR6 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 902Eh S12AD A/D Data Register 7 ADDR7 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9063h S12AD A/D Conversion Time Setting Protection Release ADSAMPR 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register

0008 9066h S12AD A/D Sample-and-Hold Circuit Control Register ADSHCR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 906Eh S12AD A/D Conversion Time Setting Register ADSAM 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 907Ah S12AD A/D Disconnection Detection Control Register ADDISCR 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 907Ch S12AD A/D Sample-and-Hold Operating Mode Select ADSHMSR 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register

0008 9080h S12AD A/D Group Scan Priority Control Register ADGSPCR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9084h S12AD A/D Data Duplication Register A ADDBLDRA 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9086h S12AD A/D Data Duplication Register B ADDBLDRB 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 908Ch S12AD A/D Comparison Function Window A/B Status ADWINMON 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Monitoring Register

0008 9090h S12AD A/D Comparison Function Control Register ADCMPCR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9094h S12AD A/D Comparison Function Window A Channel Select ADCMPANSR 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Register 0 0

0008 9098h S12AD A/D Comparison Function Window A Comparison ADCMPLR0 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Condition Setting Register 0

0008 909Ch S12AD A/D Comparison Function Window A Lower Level ADCMPDR0 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Setting Register

0008 909Eh S12AD A/D Comparison Function Window A Upper Level ADCMPDR1 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Setting Register

0008 90A0h S12AD A/D Comparison Function Window A Channel Status ADCMPSR0 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Register 0

0008 90A6h S12AD A/D Comparison Function Window B Channel Select ADCMPBNS 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register R

0008 90A8h S12AD A/D Comparison Function Window B Lower Level ADWINLLB 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Setting Register

0008 90AAh S12AD A/D Comparison Function Window B Upper Level ADWINULB 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Setting Register

R01DS0276EJ0230 Rev.2.30 Page 111 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (19 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 90ACh S12AD A/D Comparison Function Window B Channel Status ADCMPBSR 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register

0008 90D4h S12AD A/D Channel Select Register C0 ADANSC0 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 90D9h S12AD A/D Group C Trigger Select Register ADGCTRGR 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 90E0h S12AD A/D Sampling State Register 0 ADSSTR0 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 90E1h S12AD A/D Sampling State Register 1 ADSSTR1 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 90E2h S12AD A/D Sampling State Register 2 ADSSTR2 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 90E3h S12AD A/D Sampling State Register 3 ADSSTR3 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 90E4h S12AD A/D Sampling State Register 4 ADSSTR4 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 90E5h S12AD A/D Sampling State Register 5 ADSSTR5 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 90E6h S12AD A/D Sampling State Register 6 ADSSTR6 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 90E7h S12AD A/D Sampling State Register 7 ADSSTR7 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 9100h S12AD1 A/D Control Register ADCSR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9104h S12AD1 A/D Channel Select Register A0 ADANSA0 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9106h S12AD1 A/D Channel Select Register A1 ADANSA1 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9108h S12AD1 A/D-Converted Value Addition/Average Function ADADS0 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Channel Select Register 0

0008 910Ah S12AD1 A/D-Converted Value Addition/Average Function ADADS1 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Channel Select Register 1

0008 910Ch S12AD1 A/D-Converted Value Addition/Average Count Select ADADC 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register

0008 910Eh S12AD1 A/D Control Extended Register ADCER 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9110h S12AD1 A/D Conversion Start Trigger Select Register ADSTRGR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9112h S12AD1 A/D Conversion Extended Input Control Register ADEXICR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9114h S12AD1 A/D Channel Select Register B0 ADANSB0 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9116h S12AD1 A/D Channel Select Register B1 ADANSB1 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9118h S12AD1 A/D Data Duplication Register ADDBLDR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 911Ah S12AD1 A/D Temperature Sensor Data Register ADTSDR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 911Ch S12AD1 A/D Internal Reference Voltage Data Register ADOCDR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 911Eh S12AD1 A/D Self-Diagnosis Data Register ADRD 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9120h S12AD1 A/D Data Register 0 ADDR0 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9122h S12AD1 A/D Data Register 1 ADDR1 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9124h S12AD1 A/D Data Register 2 ADDR2 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9126h S12AD1 A/D Data Register 3 ADDR3 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9128h S12AD1 A/D Data Register 4 ADDR4 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 912Ah S12AD1 A/D Data Register 5 ADDR5 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 912Ch S12AD1 A/D Data Register 6 ADDR6 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 912Eh S12AD1 A/D Data Register 7 ADDR7 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9130h S12AD1 A/D Data Register 8 ADDR8 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9132h S12AD1 A/D Data Register 9 ADDR9 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9134h S12AD1 A/D Data Register 10 ADDR10 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9136h S12AD1 A/D Data Register 11 ADDR11 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9138h S12AD1 A/D Data Register 12 ADDR12 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 913Ah S12AD1 A/D Data Register 13 ADDR13 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 913Ch S12AD1 A/D Data Register 14 ADDR14 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 913Eh S12AD1 A/D Data Register 15 ADDR15 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9140h S12AD1 A/D Data Register 16 ADDR16 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9142h S12AD1 A/D Data Register 17 ADDR17 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9144h S12AD1 A/D Data Register 18 ADDR18 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9146h S12AD1 A/D Data Register 19 ADDR19 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9148h S12AD1 A/D Data Register 20 ADDR20 16 16 2, 3 PCLKB 2 ICLK S12ADFa

R01DS0276EJ0230 Rev.2.30 Page 112 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (20 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 9163h S12AD1 A/D Conversion Time Setting Protection Release ADSAMPR 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register

0008 916Eh S12AD1 A/D Conversion Time Setting Register ADSAM 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 917Ah S12AD1 A/D Disconnection Detection Control Register ADDISCR 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 9180h S12AD1 A/D Group Scan Priority Control Register ADGSPCR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9184h S12AD1 A/D Data Duplication Register A ADDBLDRA 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9186h S12AD1 A/D Data Duplication Register B ADDBLDRB 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 918Ch S12AD1 A/D Comparison Function Window A/B Status ADWINMON 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Monitoring Register

0008 9190h S12AD1 A/D Comparison Function Control Register ADCMPCR 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 9192h S12AD1 A/D Comparison Function Window A Extended Input ADCMPANSE 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Select Register R

0008 9193h S12AD1 A/D Comparison Function Window A Extended Input ADCMPLER 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Comparison Condition Setting Register

0008 9194h S12AD1 A/D Comparison Function Window A Channel Select ADCMPANSR 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Register 0 0

0008 9196h S12AD1 A/D Comparison Function Window A Channel Select ADCMPANSR 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Register 1 1

0008 9198h S12AD1 A/D Comparison Function Window A Comparison ADCMPLR0 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Condition Setting Register 0

0008 919Ah S12AD1 A/D Comparison Function Window A Comparison ADCMPLR1 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Condition Setting Register 1

0008 919Ch S12AD1 A/D Comparison Function Window A Lower Level ADCMPDR0 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Setting Register

0008 919Eh S12AD1 A/D Comparison Function Window A Upper Level ADCMPDR1 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Setting Register

0008 91A0h S12AD1 A/D Comparison Function Window A Channel Status ADCMPSR0 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Register 0

0008 91A2h S12AD1 A/D Comparison Function Window A Channel Status ADCMPSR1 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Register 1

0008 91A4h S12AD1 A/D Comparison Function Window A Extended Input ADCMPSER 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Channel Status Register

0008 91A6h S12AD1 A/D Comparison Function Window B Channel Select ADCMPBNS 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register R

0008 91A8h S12AD1 A/D Comparison Function Window B Lower Level ADWINLLB 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Setting Register

0008 91AAh S12AD1 A/D Comparison Function Window B Upper Level ADWINULB 16 16 2, 3 PCLKB 2 ICLK S12ADFa
Setting Register

0008 91ACh S12AD1 A/D Comparison Function Window B Channel Status ADCMPBSR 8 8 2, 3 PCLKB 2 ICLK S12ADFa
Register

0008 91D4h S12AD1 A/D Channel Select Register C0 ADANSC0 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 91D6h S12AD1 A/D Channel Select Register C1 ADANSC1 16 16 2, 3 PCLKB 2 ICLK S12ADFa

0008 91D8h S12AD1 A/D Group C Extended Input Control Register ADGCEXCR 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91D9h S12AD1 A/D Group C Trigger Select Register ADGCTRGR 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91DDh S12AD1 A/D Sampling State Register L ADSSTRL 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91DEh S12AD1 A/D Sampling State Register T ADSSTRT 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91DFh S12AD1 A/D Sampling State Register O ADSSTRO 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E0h S12AD1 A/D Sampling State Register 0 ADSSTR0 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E1h S12AD1 A/D Sampling State Register 1 ADSSTR1 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E2h S12AD1 A/D Sampling State Register 2 ADSSTR2 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E3h S12AD1 A/D Sampling State Register 3 ADSSTR3 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E4h S12AD1 A/D Sampling State Register 4 ADSSTR4 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E5h S12AD1 A/D Sampling State Register 5 ADSSTR5 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E6h S12AD1 A/D Sampling State Register 6 ADSSTR6 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E7h S12AD1 A/D Sampling State Register 7 ADSSTR7 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E8h S12AD1 A/D Sampling State Register 8 ADSSTR8 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91E9h S12AD1 A/D Sampling State Register 9 ADSSTR9 8 8 2, 3 PCLKB 2 ICLK S12ADFa

R01DS0276EJ0230 Rev.2.30 Page 113 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (21 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 91EAh S12AD1 A/D Sampling State Register 10 ADSSTR10 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91EBh S12AD1 A/D Sampling State Register 11 ADSSTR11 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91ECh S12AD1 A/D Sampling State Register 12 ADSSTR12 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91EDh S12AD1 A/D Sampling State Register 13 ADSSTR13 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91EEh S12AD1 A/D Sampling State Register 14 ADSSTR14 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 91EFh S12AD1 A/D Sampling State Register 15 ADSSTR15 8 8 2, 3 PCLKB 2 ICLK S12ADFa

0008 9E00h QSPI QSPI Control Register SPCR 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E01h QSPI QSPI Slave Select Polarity Register SSLP 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E02h QSPI QSPI Pin Control Register SPPCR 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E03h QSPI QSPI Status Register SPSR 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E04h QSPI QSPI Data Register SPDR 32 8, 16, 4, 5 PCLKB 2, 3 ICLK QSPI
32

0008 9E08h QSPI QSPI Sequence Control Register SPSCR 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E09h QSPI QSPI Sequence Status Register SPSSR 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E0Ah QSPI QSPI Bit Rate Register SPBR 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E0Bh QSPI QSPI Data Control Register SPDCR 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E0Ch QSPI QSPI Clock Delay Register SPCKD 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E0Dh QSPI QSPI Slave Select Negation Delay Register SSLND 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E0Eh QSPI QSPI Next-Access Delay Register SPND 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E10h QSPI QSPI Command Register 0 SPCMD0 16 16 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E12h QSPI QSPI Command Register 1 SPCMD1 16 16 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E14h QSPI QSPI Command Register 2 SPCMD2 16 16 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E16h QSPI QSPI Command Register 3 SPCMD3 16 16 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E18h QSPI QSPI Buffer Control Register SPBFCR 8 8 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E1Ah QSPI QSPI Buffer Data Count Set Register SPBDCR 16 16 4, 5 PCLKB 2, 3 ICLK QSPI

0008 9E1Ch QSPI QSPI Transfer Data Length Multiplier Setting Register SPBMUL0 32 32 4, 5 PCLKB 2, 3 ICLK QSPI
0

0008 9E20h QSPI QSPI Transfer Data Length Multiplier Setting Register SPBMUL1 32 32 4, 5 PCLKB 2, 3 ICLK QSPI
1

0008 9E24h QSPI QSPI Transfer Data Length Multiplier Setting Register SPBMUL2 32 32 4, 5 PCLKB 2, 3 ICLK QSPI
2

0008 9E28h QSPI QSPI Transfer Data Length Multiplier Setting Register SPBMUL3 32 32 4, 5 PCLKB 2, 3 ICLK QSPI
3

0008 A000h SCI0 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A000h SMCI0 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A001h SCI0 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A002h SCI0 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A002h SMCI0 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A003h SCI0 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A004h SCI0 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A004h SMCI0 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A005h SCI0 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 114 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (22 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A006h SCI0 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A006h SMCI0 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A007h SCI0 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A008h SCI0 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A009h SCI0 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A00Ah SCI0 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A00Bh SCI0 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A00Ch SCI0 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A00Dh SCI0 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A00Eh SCI0 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A00Fh SCI0 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A00Eh SCI0 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A010h SCI0 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A011h SCI0 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A010h SCI0 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A012h SCI0 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A020h SCI1 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A020h SMCI1 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A021h SCI1 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A022h SCI1 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A022h SMCI1 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A023h SCI1 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A024h SCI1 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 115 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (23 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A024h SMCI1 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A025h SCI1 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A026h SCI1 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A026h SMCI1 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A027h SCI1 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A028h SCI1 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A029h SCI1 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A02Ah SCI1 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A02Bh SCI1 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A02Ch SCI1 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A02Dh SCI1 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A02Eh SCI1 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A02Fh SCI1 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A02Eh SCI1 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A030h SCI1 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A031h SCI1 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A030h SCI1 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A032h SCI1 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A040h SCI2 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A040h SMCI2 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A041h SCI2 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A042h SCI2 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A042h SMCI2 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 116 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (24 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A043h SCI2 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A044h SCI2 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A044h SMCI2 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A045h SCI2 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A046h SCI2 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A046h SMCI2 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A047h SCI2 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A048h SCI2 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A049h SCI2 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A04Ah SCI2 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A04Bh SCI2 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A04Ch SCI2 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A04Dh SCI2 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A04Eh SCI2 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A04Fh SCI2 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A04Eh SCI2 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A050h SCI2 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A051h SCI2 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A050h SCI2 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A052h SCI2 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A060h SCI3 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A060h SMCI3 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A061h SCI3 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 117 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (25 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A062h SCI3 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A062h SMCI3 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A063h SCI3 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A064h SCI3 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A064h SMCI3 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A065h SCI3 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A066h SCI3 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A066h SMCI3 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A067h SCI3 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A068h SCI3 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A069h SCI3 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A06Ah SCI3 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A06Bh SCI3 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A06Ch SCI3 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A06Dh SCI3 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A06Eh SCI3 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A06Fh SCI3 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A06Eh SCI3 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A070h SCI3 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A071h SCI3 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A070h SCI3 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A072h SCI3 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A080h SCI4 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 118 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (26 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A080h SMCI4 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A081h SCI4 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A082h SCI4 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A082h SMCI4 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A083h SCI4 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A084h SCI4 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A084h SMCI4 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A085h SCI4 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A086h SCI4 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A086h SMCI4 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A087h SCI4 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A088h SCI4 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A089h SCI4 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A08Ah SCI4 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A08Bh SCI4 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A08Ch SCI4 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A08Dh SCI4 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A08Eh SCI4 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A08Fh SCI4 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A08Eh SCI4 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A090h SCI4 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A091h SCI4 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A090h SCI4 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 119 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (27 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A092h SCI4 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A0h SCI5 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A0h SMCI5 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A1h SCI5 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A2h SCI5 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A2h SMCI5 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A3h SCI5 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A4h SCI5 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A4h SMCI5 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A5h SCI5 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A6h SCI5 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A6h SMCI5 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A7h SCI5 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A8h SCI5 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0A9h SCI5 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0AAh SCI5 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0ABh SCI5 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0ACh SCI5 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0ADh SCI5 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0AEh SCI5 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0AFh SCI5 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0AEh SCI5 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0B0h SCI5 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 120 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (28 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A0B1h SCI5 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0B0h SCI5 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0B2h SCI5 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C0h SCI6 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C0h SMCI6 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C1h SCI6 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C2h SCI6 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C2h SMCI6 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C3h SCI6 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C4h SCI6 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C4h SMCI6 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C5h SCI6 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C6h SCI6 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C6h SMCI6 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C7h SCI6 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C8h SCI6 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0C9h SCI6 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0CAh SCI6 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0CBh SCI6 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0CCh SCI6 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0CDh SCI6 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0CEh SCI6 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0CFh SCI6 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 121 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (29 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A0CEh SCI6 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0D0h SCI6 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0D1h SCI6 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0D0h SCI6 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0D2h SCI6 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E0h SCI7 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E0h SMCI7 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E1h SCI7 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E2h SCI7 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E2h SMCI7 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E3h SCI7 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E4h SCI7 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E4h SMCI7 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E5h SCI7 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E6h SCI7 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E6h SMCI7 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E7h SCI7 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E8h SCI7 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0E9h SCI7 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0EAh SCI7 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0EBh SCI7 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0ECh SCI7 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0EDh SCI7 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 122 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (30 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A0EEh SCI7 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0EFh SCI7 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0EEh SCI7 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0F0h SCI7 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0F1h SCI7 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0F0h SCI7 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A0F2h SCI7 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A100h SCI8 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A100h SMCI8 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A101h SCI8 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A102h SCI8 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A102h SMCI8 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A103h SCI8 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A104h SCI8 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A104h SMCI8 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A105h SCI8 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A106h SCI8 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A106h SMCI8 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A107h SCI8 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A108h SCI8 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A109h SCI8 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A10Ah SCI8 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A10Bh SCI8 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 123 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (31 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A10Ch SCI8 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A10Dh SCI8 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A10Eh SCI8 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A10Fh SCI8 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A10Eh SCI8 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A110h SCI8 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A111h SCI8 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A110h SCI8 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A112h SCI8 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A120h SCI9 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A120h SMCI9 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A121h SCI9 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A122h SCI9 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A122h SMCI9 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A123h SCI9 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A124h SCI9 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A124h SMCI9 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A125h SCI9 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A126h SCI9 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A126h SMCI9 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A127h SCI9 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A128h SCI9 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A129h SCI9 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

R01DS0276EJ0230 Rev.2.30 Page 124 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (32 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 A12Ah SCI9 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A12Bh SCI9 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A12Ch SCI9 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A12Dh SCI9 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A12Eh SCI9 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A12Fh SCI9 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A12Eh SCI9 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A130h SCI9 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A131h SCI9 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A130h SCI9 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 A132h SCI9 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIg,
SCIh,
SCIi

0008 AC00h SDHI Command Register SDCMD 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC08h SDHI Argument Register SDARG 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC10h SDHI Data Stop Register SDSTOP 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC14h SDHI Block Count Register SDBLKCNT 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC18h SDHI Response Register 10 SDRSP10 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC20h SDHI Response Register 32 SDRSP32 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC28h SDHI Response Register 54 SDRSP54 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC30h SDHI Response Register 76 SDRSP76 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC38h SDHI SD Status Register 1 SDSTS1 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC3Ch SDHI SD Status Register 2 SDSTS2 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC40h SDHI SD Interrupt Mask Register 1 SDIMSK1 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC44h SDHI SD Interrupt Mask Register 2 SDIMSK2 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC48h SDHI SDHI Clock Control Register SDCLKCR 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC4Ch SDHI Transfer Data Size Register SDSIZE 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC50h SDHI Card Access Option Register SDOPT 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC58h SDHI SD Error Status Register 1 SDERSTS1 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC5Ch SDHI SD Error Status Register 2 SDERSTS2 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC60h SDHI SD Buffer Register SDBUFR 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC68h SDHI SDIO Mode Control Register SDIOMD 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC6Ch SDHI SDIO Status Register SDIOSTS 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 AC70h SDHI SDIO Interrupt Mask Register SDIOIMSK 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 ADB0h SDHI DMA Transfer Enable Register SDDMAEN 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 ADC0h SDHI SDHI Software Reset Register SDRST 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 ADC4h SDHI Version Register SDVER 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 ADE0h SDHI Swap Control Register SDSWAP 32 32 2, 3 PCLKB 2 ICLK SDHI

0008 B000h CAC CAC Control Register 0 CACR0 8 8 2, 3 PCLKB 2 ICLK CAC

R01DS0276EJ0230 Rev.2.30 Page 125 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (33 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 B001h CAC CAC Control Register 1 CACR1 8 8 2, 3 PCLKB 2 ICLK CAC

0008 B002h CAC CAC Control Register 2 CACR2 8 8 2, 3 PCLKB 2 ICLK CAC

0008 B003h CAC CAC Interrupt Request Enable Register CAICR 8 8 2, 3 PCLKB 2 ICLK CAC

0008 B004h CAC CAC Status Register CASTR 8 8 2, 3 PCLKB 2 ICLK CAC

0008 B006h CAC CAC Upper-Limit Value Setting Register CAULVR 16 16 2, 3 PCLKB 2 ICLK CAC

0008 B008h CAC CAC Lower-Limit Value Setting Register CALLVR 16 16 2, 3 PCLKB 2 ICLK CAC

0008 B00Ah CAC CAC Counter Buffer Register CACNTBR 16 16 2, 3 PCLKB 2 ICLK CAC

0008 B080h DOC DOC Control Register DOCR 8 8 2, 3 PCLKB 2 ICLK DOC

0008 B082h DOC DOC Data Input Register DODIR 16 16 2, 3 PCLKB 2 ICLK DOC

0008 B084h DOC DOC Data Setting Register DODSR 16 16 2, 3 PCLKB 2 ICLK DOC

0008 B100h ELC Event Link Control Register ELCR 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B101h ELC Event Link Setting Register 0 ELSR0 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B104h ELC Event Link Setting Register 3 ELSR3 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B105h ELC Event Link Setting Register 4 ELSR4 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B108h ELC Event Link Setting Register 7 ELSR7 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B10Bh ELC Event Link Setting Register 10 ELSR10 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B10Ch ELC Event Link Setting Register 11 ELSR11 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B10Dh ELC Event Link Setting Register 12 ELSR12 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B10Eh ELC Event Link Setting Register 13 ELSR13 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B110h ELC Event Link Setting Register 15 ELSR15 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B111h ELC Event Link Setting Register 16 ELSR16 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B113h ELC Event Link Setting Register 18 ELSR18 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B114h ELC Event Link Setting Register 19 ELSR19 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B115h ELC Event Link Setting Register 20 ELSR20 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B116h ELC Event Link Setting Register 21 ELSR21 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B117h ELC Event Link Setting Register 22 ELSR22 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B118h ELC Event Link Setting Register 23 ELSR23 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B119h ELC Event Link Setting Register 24 ELSR24 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B11Ah ELC Event Link Setting Register 25 ELSR25 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B11Bh ELC Event Link Setting Register 26 ELSR26 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B11Ch ELC Event Link Setting Register 27 ELSR27 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B11Dh ELC Event Link Setting Register 28 ELSR28 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B11Fh ELC Event Link Option Setting Register A ELOPA 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B120h ELC Event Link Option Setting Register B ELOPB 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B121h ELC Event Link Option Setting Register C ELOPC 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B122h ELC Event Link Option Setting Register D ELOPD 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B123h ELC Port Group Setting Register 1 PGR1 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B124h ELC Port Group Setting Register 2 PGR2 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B125h ELC Port Group Control Register 1 PGC1 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B126h ELC Port Group Control Register 2 PGC2 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B127h ELC Port Buffer Register 1 PDBF1 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B128h ELC Port Buffer Register 2 PDBF2 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B129h ELC Event Link Port Setting Register 0 PEL0 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B12Ah ELC Event Link Port Setting Register 1 PEL1 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B12Bh ELC Event Link Port Setting Register 2 PEL2 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B12Ch ELC Event Link Port Setting Register 3 PEL3 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B12Dh ELC Event Link Software Event Generation Register ELSEGR 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B131h ELC Event Link Setting Register 33 ELSR33 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B133h ELC Event Link Setting Register 35 ELSR35 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B134h ELC Event Link Setting Register 36 ELSR36 8 8 2, 3 PCLKB 2 ICLK ELC

R01DS0276EJ0230 Rev.2.30 Page 126 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (34 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 B135h ELC Event Link Setting Register 37 ELSR37 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B136h ELC Event Link Setting Register 38 ELSR38 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B13Dh ELC Event Link Setting Register 45 ELSR45 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B13Fh ELC Event Link Option Setting Register F ELOPF 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B141h ELC Event Link Option Setting Register H ELOPH 8 8 2, 3 PCLKB 2 ICLK ELC

0008 B300h SCI12 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B300h SMCI12 Serial Mode Register SMR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B301h SCI12 Bit Rate Register BRR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B302h SCI12 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B302h SMCI12 Serial Control Register SCR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B303h SCI12 Transmit Data Register TDR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B304h SCI12 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B304h SMCI12 Serial Status Register SSR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B305h SCI12 Receive Data Register RDR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B306h SCI12 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B306h SMCI12 Smart Card Mode Register SCMR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B307h SCI12 Serial Extended Mode Register SEMR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B308h SCI12 Noise Filter Setting Register SNFR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B309h SCI12 I2C Mode Register 1 SIMR1 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B30Ah SCI12 I2C Mode Register 2 SIMR2 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B30Bh SCI12 I2C Mode Register 3 SIMR3 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B30Ch SCI12 I2C Status Register SISR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B30Dh SCI12 SPI Mode Register SPMR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B30Eh SCI12 Transmit Data Register H TDRH 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B30Fh SCI12 Transmit Data Register L TDRL 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B30Eh SCI12 Transmit Data Register HL TDRHL 16 16 4, 5 PCLKB 2 ICLK SCIh

0008 B310h SCI12 Receive Data Register H RDRH 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B311h SCI12 Receive Data Register L RDRL 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B310h SCI12 Receive Data Register HL RDRHL 16 16 4, 5 PCLKB 2 ICLK SCIh

0008 B312h SCI12 Modulation Duty Register MDDR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B320h SCI12 Extended Serial Module Enable Register ESMER 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B321h SCI12 Control Register 0 CR0 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B322h SCI12 Control Register 1 CR1 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B323h SCI12 Control Register 2 CR2 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B324h SCI12 Control Register 3 CR3 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B325h SCI12 Port Control Register PCR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B326h SCI12 Interrupt Control Register ICR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B327h SCI12 Status Register STR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B328h SCI12 Status Clear Register STCR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B329h SCI12 Control Field 0 Data Register CF0DR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B32Ah SCI12 Control Field 0 Compare Enable Register CF0CR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B32Bh SCI12 Control Field 0 Receive Data Register CF0RR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B32Ch SCI12 Primary Control Field 1 Data Register PCF1DR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B32Dh SCI12 Secondary Control Field 1 Data Register SCF1DR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B32Eh SCI12 Control Field 1 Compare Enable Register CF1CR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B32Fh SCI12 Control Field 1 Receive Data Register CF1RR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B330h SCI12 Timer Control Register TCR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B331h SCI12 Timer Mode Register TMR 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B332h SCI12 Timer Prescaler Register TPRE 8 8 2, 3 PCLKB 2 ICLK SCIh

0008 B333h SCI12 Timer Count Register TCNT 8 8 2, 3 PCLKB 2 ICLK SCIh

R01DS0276EJ0230 Rev.2.30 Page 127 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (35 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C000h PORT0 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C001h PORT1 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C002h PORT2 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C003h PORT3 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C004h PORT4 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C005h PORT5 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C006h PORT6 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C007h PORT7 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C008h PORT8 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C009h PORT9 Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C00Ah PORTA Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C00Bh PORTB Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C00Ch PORTC Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C00Dh PORTD Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C00Eh PORTE Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C00Fh PORTF Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C010h PORTG Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C012h PORTJ Port Direction Register PDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C020h PORT0 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C021h PORT1 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C022h PORT2 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C023h PORT3 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C024h PORT4 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C025h PORT5 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C026h PORT6 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C027h PORT7 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C028h PORT8 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C029h PORT9 Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C02Ah PORTA Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C02Bh PORTB Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C02Ch PORTC Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C02Dh PORTD Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C02Eh PORTE Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C02Fh PORTF Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C030h PORTG Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C032h PORTJ Port Output Data Register PODR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C040h PORT0 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C041h PORT1 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C042h PORT2 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C043h PORT3 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C044h PORT4 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C045h PORT5 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C046h PORT6 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C047h PORT7 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C048h PORT8 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C049h PORT9 Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C04Ah PORTA Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C04Bh PORTB Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C04Ch PORTC Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C04Dh PORTD Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

R01DS0276EJ0230 Rev.2.30 Page 128 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (36 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C04Eh PORTE Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C04Fh PORTF Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C050h PORTG Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C052h PORTJ Port Input Register PIDR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C060h PORT0 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C061h PORT1 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C062h PORT2 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C063h PORT3 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C064h PORT4 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C065h PORT5 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C066h PORT6 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C067h PORT7 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C068h PORT8 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C069h PORT9 Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C06Ah PORTA Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C06Bh PORTB Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C06Ch PORTC Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C06Dh PORTD Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C06Eh PORTE Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C06Fh PORTF Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C070h PORTG Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C072h PORTJ Port Mode Register PMR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C080h PORT0 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C081h PORT0 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C082h PORT1 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C083h PORT1 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C084h PORT2 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C085h PORT2 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C086h PORT3 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C087h PORT3 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C088h PORT4 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C089h PORT4 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C08Ah PORT5 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C08Bh PORT5 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C08Ch PORT6 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C08Dh PORT6 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C08Eh PORT7 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C08Fh PORT7 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C090h PORT8 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C091h PORT8 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C092h PORT9 Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C093h PORT9 Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C094h PORTA Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C095h PORTA Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C096h PORTB Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C097h PORTB Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C098h PORTC Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C099h PORTC Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C09Ah PORTD Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C09Bh PORTD Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

R01DS0276EJ0230 Rev.2.30 Page 129 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (37 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C09Ch PORTE Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C09Dh PORTE Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C09Eh PORTF Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C09Fh PORTF Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0A0h PORTG Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0A1h PORTG Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0A4h PORTJ Open-Drain Control Register 0 ODR0 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0A5h PORTJ Open-Drain Control Register 1 ODR1 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C0h PORT0 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C1h PORT1 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C2h PORT2 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C3h PORT3 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C4h PORT4 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C5h PORT5 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C6h PORT6 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C7h PORT7 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C8h PORT8 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0C9h PORT9 Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0CAh PORTA Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0CBh PORTB Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0CCh PORTC Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0CDh PORTD Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0CEh PORTE Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0CFh PORTF Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0D0h PORTG Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0D2h PORTJ Pull-Up Resistor Control Register PCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0E0h PORT0 Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0E1h PORT1 Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0E2h PORT2 Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0E5h PORT5 Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0E7h PORT7 Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0E8h PORT8 Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0E9h PORT9 Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0EAh PORTA Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0EBh PORTB Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0ECh PORTC Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0EDh PORTD Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0EEh PORTE Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0F0h PORTG Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C0F2h PORTJ Drive Capacity Control Register DSCR 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C100h MPC CS Output Enable Register PFCSE 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C102h MPC CS Output Pin Select Register 0 PFCSS0 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C103h MPC CS Output Pin Select Register 1 PFCSS1 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C104h MPC Address Output Enable Register 0 PFAOE0 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C105h MPC Address Output Enable Register 1 PFAOE1 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C106h MPC External Bus Control Register 0 PFBCR0 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C107h MPC External Bus Control Register 1 PFBCR1 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C108h MPC External Bus Control Register 2 PFBCR2 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C109h MPC External Bus Control Register 3 PFBCR3 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C10Eh MPC Ethernet Control Register PFENET 8 8 2, 3 PCLKB 2 ICLK MPC

R01DS0276EJ0230 Rev.2.30 Page 130 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (38 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C11Fh MPC Write-Protect Register PWPR 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C128h PORT0 Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C129h PORT1 Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C12Ah PORT2 Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C12Bh PORT3 Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C12Dh PORT5 Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C12Fh PORT7 Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C130h PORT8 Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C131h PORT9 Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C132h PORTA Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C133h PORTB Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C134h PORTC Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C135h PORTD Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C136h PORTE Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C138h PORTG Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C13Ah PORTJ Drive Capacity Control Register 2 DSCR2 8 8 2, 3 PCLKB 2 ICLK I/O Ports

0008 C140h MPC P00 Pin Function Control Register P00PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C141h MPC P01 Pin Function Control Register P01PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C142h MPC P02 Pin Function Control Register P02PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C143h MPC P03 Pin Function Control Register P03PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C145h MPC P05 Pin Function Control Register P05PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C147h MPC P07 Pin Function Control Register P07PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C148h MPC P10 Pin Function Control Register P10PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C149h MPC P11 Pin Function Control Register P11PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C14Ah MPC P12 Pin Function Control Register P12PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C14Bh MPC P13 Pin Function Control Register P13PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C14Ch MPC P14 Pin Function Control Register P14PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C14Dh MPC P15 Pin Function Control Register P15PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C14Eh MPC P16 Pin Function Control Register P16PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C14Fh MPC P17 Pin Function Control Register P17PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C150h MPC P20 Pin Function Control Register P20PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C151h MPC P21 Pin Function Control Register P21PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C152h MPC P22 Pin Function Control Register P22PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C153h MPC P23 Pin Function Control Register P23PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C154h MPC P24 Pin Function Control Register P24PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C155h MPC P25 Pin Function Control Register P25PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C156h MPC P26 Pin Function Control Register P26PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C157h MPC P27 Pin Function Control Register P27PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C158h MPC P30 Pin Function Control Register P30PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C159h MPC P31 Pin Function Control Register P31PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C15Ah MPC P32 Pin Function Control Register P32PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C15Bh MPC P33 Pin Function Control Register P33PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C15Ch MPC P34 Pin Function Control Register P34PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C160h MPC P40 Pin Function Control Register P40PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C161h MPC P41 Pin Function Control Register P41PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C162h MPC P42 Pin Function Control Register P42PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C163h MPC P43 Pin Function Control Register P43PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C164h MPC P44 Pin Function Control Register P44PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C165h MPC P45 Pin Function Control Register P45PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C166h MPC P46 Pin Function Control Register P46PFS 8 8 2, 3 PCLKB 2 ICLK MPC

R01DS0276EJ0230 Rev.2.30 Page 131 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (39 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C167h MPC P47 Pin Function Control Register P47PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C168h MPC P50 Pin Function Control Register P50PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C169h MPC P51 Pin Function Control Register P51PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C16Ah MPC P52 Pin Function Control Register P52PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C16Ch MPC P54 Pin Function Control Register P54PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C16Dh MPC P55 Pin Function Control Register P55PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C16Eh MPC P56 Pin Function Control Register P56PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C16Fh MPC P57 Pin Function Control Register P57PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C176h MPC P66 Pin Function Control Register P66PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C177h MPC P67 Pin Function Control Register P67PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C179h MPC P71 Pin Function Control Register P71PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C17Ah MPC P72 Pin Function Control Register P72PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C17Bh MPC P73 Pin Function Control Register P73PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C17Ch MPC P74 Pin Function Control Register P74PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C17Dh MPC P75 Pin Function Control Register P75PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C17Eh MPC P76 Pin Function Control Register P76PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C17Fh MPC P77 Pin Function Control Register P77PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C180h MPC P80 Pin Function Control Register P80PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C181h MPC P81 Pin Function Control Register P81PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C182h MPC P82 Pin Function Control Register P82PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C183h MPC P83 Pin Function Control Register P83PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C184h MPC P84 Pin Function Control Register P84PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C185h MPC P85 Pin Function Control Register P85PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C186h MPC P86 Pin Function Control Register P86PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C187h MPC P87 Pin Function Control Register P87PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C188h MPC P90 Pin Function Control Register P90PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C189h MPC P91 Pin Function Control Register P91PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C18Ah MPC P92 Pin Function Control Register P92PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C18Bh MPC P93 Pin Function Control Register P93PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C190h MPC PA0 Pin Function Control Register PA0PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C191h MPC PA1 Pin Function Control Register PA1PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C192h MPC PA2 Pin Function Control Register PA2PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C193h MPC PA3 Pin Function Control Register PA3PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C194h MPC PA4 Pin Function Control Register PA4PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C195h MPC PA5 Pin Function Control Register PA5PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C196h MPC PA6 Pin Function Control Register PA6PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C197h MPC PA7 Pin Function Control Register PA7PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C198h MPC PB0 Pin Function Control Register PB0PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C199h MPC PB1 Pin Function Control Register PB1PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C19Ah MPC PB2 Pin Function Control Register PB2PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C19Bh MPC PB3 Pin Function Control Register PB3PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C19Ch MPC PB4 Pin Function Control Register PB4PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C19Dh MPC PB5 Pin Function Control Register PB5PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C19Eh MPC PB6 Pin Function Control Register PB6PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C19Fh MPC PB7 Pin Function Control Register PB7PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A0h MPC PC0 Pin Function Control Register PC0PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A1h MPC PC1 Pin Function Control Register PC1PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A2h MPC PC2 Pin Function Control Register PC2PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A3h MPC PC3 Pin Function Control Register PC3PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A4h MPC PC4 Pin Function Control Register PC4PFS 8 8 2, 3 PCLKB 2 ICLK MPC

R01DS0276EJ0230 Rev.2.30 Page 132 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (40 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C1A5h MPC PC5 Pin Function Control Register PC5PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A6h MPC PC6 Pin Function Control Register PC6PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A7h MPC PC7 Pin Function Control Register PC7PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A8h MPC PD0 Pin Function Control Register PD0PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1A9h MPC PD1 Pin Function Control Register PD1PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1AAh MPC PD2 Pin Function Control Register PD2PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1ABh MPC PD3 Pin Function Control Register PD3PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1ACh MPC PD4 Pin Function Control Register PD4PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1ADh MPC PD5 Pin Function Control Register PD5PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1AEh MPC PD6 Pin Function Control Register PD6PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1AFh MPC PD7 Pin Function Control Register PD7PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B0h MPC PE0 Pin Function Control Register PE0PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B1h MPC PE1 Pin Function Control Register PE1PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B2h MPC PE2 Pin Function Control Register PE2PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B3h MPC PE3 Pin Function Control Register PE3PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B4h MPC PE4 Pin Function Control Register PE4PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B5h MPC PE5 Pin Function Control Register PE5PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B6h MPC PE6 Pin Function Control Register PE6PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B7h MPC PE7 Pin Function Control Register PE7PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B8h MPC PF0 Pin Function Control Register PF0PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1B9h MPC PF1 Pin Function Control Register PF1PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1BAh MPC PF2 Pin Function Control Register PF2PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1BDh MPC PF5 Pin Function Control Register PF5PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1D0h MPC PJ0 Pin Function Control Register PJ0PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1D1h MPC PJ1 Pin Function Control Register PJ1PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1D2h MPC PJ2 Pin Function Control Register PJ2PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1D3h MPC PJ3 Pin Function Control Register PJ3PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C1D5h MPC PJ5 Pin Function Control Register PJ5PFS 8 8 2, 3 PCLKB 2 ICLK MPC

0008 C280h SYSTE Deep Standby Control Register DPSBYCR 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C282h SYSTE Deep Standby Interrupt Enable Register 0 DPSIER0 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C283h SYSTE Deep Standby Interrupt Enable Register 1 DPSIER1 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C284h SYSTE Deep Standby Interrupt Enable Register 2 DPSIER2 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C285h SYSTE Deep Standby Interrupt Enable Register 3 DPSIER3 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C286h SYSTE Deep Standby Interrupt Flag Register 0 DPSIFR0 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C287h SYSTE Deep Standby Interrupt Flag Register 1 DPSIFR1 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C288h SYSTE Deep Standby Interrupt Flag Register 2 DPSIFR2 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

R01DS0276EJ0230 Rev.2.30 Page 133 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (41 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C289h SYSTE Deep Standby Interrupt Flag Register 3 DPSIFR3 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C28Ah SYSTE Deep Standby Interrupt Edge Register 0 DPSIEGR0 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C28Bh SYSTE Deep Standby Interrupt Edge Register 1 DPSIEGR1 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C28Ch SYSTE Deep Standby Interrupt Edge Register 2 DPSIEGR2 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C28Dh SYSTE Deep Standby Interrupt Edge Register 3 DPSIEGR3 8 8 4, 5 PCLKB 2, 3 ICLK Low
M Power
Consumpt
ion

0008 C290h SYSTE Reset Status Register 0 RSTSR0 8 8 4, 5 PCLKB 2, 3 ICLK Resets
M

0008 C291h SYSTE Reset Status Register 1 RSTSR1 8 8 4, 5 PCLKB 2, 3 ICLK Resets
M

0008 C293h SYSTE Main Clock Oscillator Forced Oscillation Control MOFCR 8 8 4, 5 PCLKB 2, 3 ICLK Clock
M Register Generatio
n Circuit

0008 C294h SYSTE High-Speed On-Chip Oscillator Power Supply Control HOCOPCR 8 8 4, 5 PCLKB 2, 3 ICLK Clock
M Register Generatio
n Circuit

0008 C296h FLASH Flash P/E Protect Register FWEPROR 8 8 2 ICLK Flash

0008 C297h SYSTE Voltage Monitoring Circuit Control Register LVCMPCR 8 8 4, 5 PCLKB 2, 3 ICLK LVDA
M

0008 C298h SYSTE Voltage Detection Level Select Register LVDLVLR 8 8 4, 5 PCLKB 2, 3 ICLK LVDA
M

0008 C29Ah SYSTE Voltage Monitoring 1 Circuit Control Register 0 LVD1CR0 8 8 4, 5 PCLKB 2, 3 ICLK LVDA
M

0008 C29Bh SYSTE Voltage Monitoring 2 Circuit Control Register 0 LVD2CR0 8 8 4, 5 PCLKB 2, 3 ICLK LVDA
M

0008 C2A0h SYSTE Deep Standby Backup Register 0 to Deep Standby DPSBKR0 to 8 8 4, 5 PCLKB 2, 3 ICLK Low
to M Backup Register 31 DPSBKR31 Power
0008 C2BFh Consumpt
ion

0008 C400h RTC 64-Hz Counter R64CNT 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C402h RTC Second Counter RSECCNT 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C402h RTC Binary Counter 0 BCNT0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C404h RTC Minute Counter RMINCNT 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C404h RTC Binary Counter 1 BCNT1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C406h RTC Hour Counter RHRCNT 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C406h RTC Binary Counter 2 BCNT2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C408h RTC Day-of-Week Counter RWKCNT 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C408h RTC Binary Counter 3 BCNT3 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C40Ah RTC Date Counter RDAYCNT 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C40Ch RTC Month Counter RMONCNT 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C40Eh RTC Year Counter RYRCNT 16 16 2, 3 PCLKB 2 ICLK RTCd

0008 C410h RTC Second Alarm Register RSECAR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C410h RTC Binary Counter 0 Alarm Register BCNT0AR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C412h RTC Minute Alarm Register RMINAR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C412h RTC Binary Counter 1 Alarm Register BCNT1AR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C414h RTC Hour Alarm Register RHRAR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C414h RTC Binary Counter 2 Alarm Register BCNT2AR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C416h RTC Day-of-Week Alarm Register RWKAR 8 8 2, 3 PCLKB 2 ICLK RTCd

R01DS0276EJ0230 Rev.2.30 Page 134 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (42 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C416h RTC Binary Counter 3 Alarm Register BCNT3AR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C418h RTC Date Alarm Register RDAYAR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C418h RTC Binary Counter 0 Alarm Enable Register BCNT0AER 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C41Ah RTC Month Alarm Register RMONAR 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C41Ah RTC Binary Counter 1 Alarm Enable Register BCNT1AER 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C41Ch RTC Year Alarm Register RYRAR 16 16 2, 3 PCLKB 2 ICLK RTCd

0008 C41Ch RTC Binary Counter 2 Alarm Enable Register BCNT2AER 16 16 2, 3 PCLKB 2 ICLK RTCd

0008 C41Eh RTC Year Alarm Enable Register RYRAREN 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C41Eh RTC Binary Counter 3 Alarm Enable Register BCNT3AER 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C422h RTC RTC Control Register 1 RCR1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C424h RTC RTC Control Register 2 RCR2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C426h RTC RTC Control Register 3 RCR3 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C428h RTC RTC Control Register 4 RCR4 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C42Ah RTC Frequency Register H RFRH 16 16 2, 3 PCLKB 2 ICLK RTCd

0008 C42Ch RTC Frequency Register L RFRL 16 16 2, 3 PCLKB 2 ICLK RTCd

0008 C42Eh RTC Time Error Adjustment Register RADJ 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C440h RTC Time Capture Control Register 0 RTCCR0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C442h RTC Time Capture Control Register 1 RTCCR1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C444h RTC Time Capture Control Register 2 RTCCR2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C452h RTC Second Capture Register 0 RSECCP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C452h RTC BCNT0 Capture Register 0 BCNT0CP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C454h RTC Minute Capture Register 0 RMINCP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C454h RTC BCNT1 Capture Register 0 BCNT1CP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C456h RTC Hour Capture Register 0 RHRCP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C456h RTC BCNT2 Capture Register 0 BCNT2CP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C45Ah RTC Date Capture Register 0 RDAYCP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C45Ah RTC BCNT3 Capture Register 0 BCNT3CP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C45Ch RTC Month Capture Register 0 RMONCP0 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C462h RTC Second Capture Register 1 RSECCP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C462h RTC BCNT0 Capture Register 1 BCNT0CP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C464h RTC Minute Capture Register 1 RMINCP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C464h RTC BCNT1 Capture Register 1 BCNT1CP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C466h RTC Hour Capture Register 1 RHRCP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C466h RTC BCNT2 Capture Register 1 BCNT2CP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C46Ah RTC Date Capture Register 1 RDAYCP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C46Ah RTC BCNT3 Capture Register 1 BCNT3CP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C46Ch RTC Month Capture Register 1 RMONCP1 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C472h RTC Second Capture Register 2 RSECCP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C472h RTC BCNT0 Capture Register 2 BCNT0CP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C474h RTC Minute Capture Register 2 RMINCP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C474h RTC BCNT1 Capture Register 2 BCNT1CP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C476h RTC Hour Capture Register 2 RHRCP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C476h RTC BCNT2 Capture Register 2 BCNT2CP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C47Ah RTC Date Capture Register 2 RDAYCP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C47Ah RTC BCNT3 Capture Register 2 BCNT3CP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C47Ch RTC Month Capture Register 2 RMONCP2 8 8 2, 3 PCLKB 2 ICLK RTCd

0008 C4C0h POE3 Input Level Control/Status Register 1 ICSR1 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4C2h POE3 Output Level Control/Status Register 1 OCSR1 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4C4h POE3 Input Level Control/Status Register 2 ICSR2 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4C6h POE3 Output Level Control/Status Register 2 OCSR2 16 16 2, 3 PCLKB 2 ICLK POE3a

R01DS0276EJ0230 Rev.2.30 Page 135 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (43 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0008 C4C8h POE3 Input Level Control/Status Register 3 ICSR3 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4CAh POE3 Software Port Output Enable Register SPOER 8 8 2, 3 PCLKB 2 ICLK POE3a

0008 C4CBh POE3 Port Output Enable Control Register 1 POECR1 8 8 2, 3 PCLKB 2 ICLK POE3a

0008 C4CCh POE3 Port Output Enable Control Register 2 POECR2 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4D0h POE3 Port Output Enable Control Register 4 POECR4 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4D2h POE3 Port Output Enable Control Register 5 POECR5 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4D6h POE3 Input Level Control/Status Register 4 ICSR4 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4D8h POE3 Input Level Control/Status Register 5 ICSR5 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4DAh POE3 Active Level Setting Register 1 ALR1 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4DCh POE3 Input Level Control/Status Register 6 ICSR6 16 16 2, 3 PCLKB 2 ICLK POE3a

0008 C4E4h POE3 MTU0 Pin Select Register 1 M0SELR1 8 8 2, 3 PCLKB 2 ICLK POE3a

0008 C4E5h POE3 MTU0 Pin Select Register 2 M0SELR2 8 8 2, 3 PCLKB 2 ICLK POE3a

0008 C4E6h POE3 MTU3 Pin Select Register M3SELR 8 8 2, 3 PCLKB 2 ICLK POE3a

0008 C4E7h POE3 MTU4 Pin Select Register 1 M4SELR1 8 8 2, 3 PCLKB 2 ICLK POE3a

0008 C4E8h POE3 MTU4 Pin Select Register 2 M4SELR2 8 8 2, 3 PCLKB 2 ICLK POE3a

0008 C4EAh POE3 MTU6 Pin Select Register M6SELR 8 8 2, 3 PCLKB 2 ICLK POE3a

0008 C500h TEMPS Temperature Sensor Control Register TSCR 8 8 2, 3 PCLKB 2 ICLK TEMPS

0008 C5C0h DA D/A A/D Synchronous Unit Select Register DAADUSR 8 8 2, 3 PCLKB 2 ICLK R12DA

0009 0200h to CAN0 Mailbox Register 0 to Mailbox Register 31 MB0 to MB31 128 8, 16, 2, 3 PCLKB 2 ICLK CAN
0009 03FFh 32*2

0009 0400h to CAN0 Mask Register 0 to Mask Register 7 MKR0 to 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
0009 041Fh MKR7 32

0009 0420h CAN0 FIFO Received ID Compare Register 0 FIDCR0 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 0424h CAN0 FIFO Received ID Compare Register 1 FIDCR1 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 0428h CAN0 Mask Invalid Register MKIVLR 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 042Ch CAN0 Mailbox Interrupt Enable Register MIER 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 0820h to CAN0 Message Control Register 0 to Message Control MCTL0 to 8 8 2, 3 PCLKB 2 ICLK CAN
0009 083Fh Register 31 MCTL31

0009 0840h CAN0 Control Register CTLR 16 8, 16 2, 3 PCLKB 2 ICLK CAN

0009 0842h CAN0 Status Register STR 16 8, 16 2, 3 PCLKB 2 ICLK CAN

0009 0844h CAN0 Bit Configuration Register BCR 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 0848h CAN0 Receive FIFO Control Register RFCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 0849h CAN0 Receive FIFO Pointer Control Register RFPCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 084Ah CAN0 Transmit FIFO Control Register TFCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 084Bh CAN0 Transmit FIFO Pointer Control Register TFPCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 084Ch CAN0 Error Interrupt Enable Register EIER 8 8 2, 3 PCLKB 2 ICLK CAN

0009 084Dh CAN0 Error Interrupt Factor Judge Register EIFR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 084Eh CAN0 Receive Error Count Register RECR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 084Fh CAN0 Transmit Error Count Register TECR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 0850h CAN0 Error Code Store Register ECSR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 0851h CAN0 Channel Search Support Register CSSR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 0852h CAN0 Mailbox Search Status Register MSSR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 0853h CAN0 Mailbox Search Mode Register MSMR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 0854h CAN0 Time Stamp Register TSR 16 16 2, 3 PCLKB 2 ICLK CAN

0009 0856h CAN0 Acceptance Filter Support Register AFSR 16 16 2, 3 PCLKB 2 ICLK CAN

0009 0858h CAN0 Test Control Register TCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 1200h to CAN1 Mailbox Register 0 to Mailbox Register 31 MB0 to MB31 128 8, 16, 2, 3 PCLKB 2 ICLK CAN
0009 13FFh 32*2

0009 1400h to CAN1 Mask Register 0 to Mask Register 7 MKR0 to 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
0009 141Fh MKR7 32

R01DS0276EJ0230 Rev.2.30 Page 136 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (44 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0009 1420h CAN1 FIFO Received ID Compare Register 0 FIDCR0 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 1424h CAN1 FIFO Received ID Compare Register 1 FIDCR1 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 1428h CAN1 Mask Invalid Register MKIVLR 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 142Ch CAN1 Mailbox Interrupt Enable Register MIER 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 1820h to CAN1 Message Control Register 0 to Message Control MCTL0 to 8 8 2, 3 PCLKB 2 ICLK CAN
0009 183Fh Register 31 MCTL31

0009 1840h CAN1 Control Register CTLR 16 8, 16 2, 3 PCLKB 2 ICLK CAN

0009 1842h CAN1 Status Register STR 16 8, 16 2, 3 PCLKB 2 ICLK CAN

0009 1844h CAN1 Bit Configuration Register BCR 32 8, 16, 2, 3 PCLKB 2 ICLK CAN
32

0009 1848h CAN1 Receive FIFO Control Register RFCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 1849h CAN1 Receive FIFO Pointer Control Register RFPCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 184Ah CAN1 Transmit FIFO Control Register TFCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 184Bh CAN1 Transmit FIFO Pointer Control Register TFPCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 184Ch CAN1 Error Interrupt Enable Register EIER 8 8 2, 3 PCLKB 2 ICLK CAN

0009 184Dh CAN1 Error Interrupt Factor Judge Register EIFR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 184Eh CAN1 Receive Error Count Register RECR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 184Fh CAN1 Transmit Error Count Register TECR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 1850h CAN1 Error Code Store Register ECSR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 1851h CAN1 Channel Search Support Register CSSR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 1852h CAN1 Mailbox Search Status Register MSSR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 1853h CAN1 Mailbox Search Mode Register MSMR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 1854h CAN1 Time Stamp Register TSR 16 16 2, 3 PCLKB 2 ICLK CAN

0009 1856h CAN1 Acceptance Filter Support Register AFSR 16 16 2, 3 PCLKB 2 ICLK CAN

0009 1858h CAN1 Test Control Register TCR 8 8 2, 3 PCLKB 2 ICLK CAN

0009 4200h CMTW0 Timer Start Register CMWSTR 16 16 2, 3 PCLKB 2 ICLK CMTW

0009 4204h CMTW0 Timer Control Register CMWCR 16 16 2, 3 PCLKB 2 ICLK CMTW

0009 4208h CMTW0 Timer I/O Control Register CMWIOR 16 16 2, 3 PCLKB 2 ICLK CMTW

0009 4210h CMTW0 Timer Counter CMWCNT 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 4214h CMTW0 Compare Match Constant Register CMWCOR 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 4218h CMTW0 Input Capture Register 0 CMWICR0 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 421Ch CMTW0 Input Capture Register 1 CMWICR1 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 4220h CMTW0 Output Compare Register 0 CMWOCR0 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 4224h CMTW0 Output Compare Register 1 CMWOCR1 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 4280h CMTW1 Timer Start Register CMWSTR 16 16 2, 3 PCLKB 2 ICLK CMTW

0009 4284h CMTW1 Timer Control Register CMWCR 16 16 2, 3 PCLKB 2 ICLK CMTW

0009 4288h CMTW1 Timer I/O Control Register CMWIOR 16 16 2, 3 PCLKB 2 ICLK CMTW

0009 4290h CMTW1 Timer Counter CMWCNT 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 4294h CMTW1 Compare Match Constant Register CMWCOR 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 4298h CMTW1 Input Capture Register 0 CMWICR0 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 429Ch CMTW1 Input Capture Register 1 CMWICR1 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 42A0h CMTW1 Output Compare Register 0 CMWOCR0 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 42A4h CMTW1 Output Compare Register 1 CMWOCR1 32 32 2, 3 PCLKB 2 ICLK CMTW

0009 5000h SDSI FN1 Access Control Register FN1ACCR 32 32 10, 11 PCLKB 2 to 6 ICLK SDSI

0009 5004h SDSI Interrupt Enable Control Register 1 INTENCR1 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 5005h SDSI Interrupt Status Register 1 INTSR1 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 5006h SDSI SD Command Control Register SDCMDCR 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 5007h SDSI SD Command Access Address 0 Register SDCADD0R 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 5008h SDSI SD Command Access Address 1 Register SDCADD1R 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

R01DS0276EJ0230 Rev.2.30 Page 137 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (45 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

0009 5009h SDSI SD Command Access Address 2 Register SDCADD2R 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 500Ah SDSI SDSI Control Register 1 SDSICR1 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 500Bh SDSI DMA Control Register 1 DMACR1 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 500Ch SDSI Block Counter BLKCNT 16 16 8, 9 PCLKB 2 to 5 ICLK SDSI

0009 500Eh SDSI Byte Counter BYTCNT 16 16 8, 9 PCLKB 2 to 5 ICLK SDSI

0009 5010h SDSI DMA Transfer Address Register DMATRADDR 32 32 10, 11 PCLKB 2 to 6 ICLK SDSI

0009 5100h SDSI SDSI Control Register 2 SDSICR2 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 5104h SDSI SDSI Control Register 3 SDSICR3 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 5108h SDSI Interrupt Enable Control Register 2 INTENCR2 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 510Ch SDSI Interrupt Status Register 2 INTSR2 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 5110h SDSI DMA Control Register 2 DMACR2 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 5200h to SDSI CIS Data Register 0 to 26 CISDATAR0 32 32 2, 3 PCLKB 2 ICLK SDSI
0009 526Bh to 26

0009 5270h SDSI FBR Setting Register 1 FBR1 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 5274h SDSI FBR Setting Register 2 FBR2 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 5278h SDSI FBR Setting Register 3 FBR3 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 527Ch SDSI FBR Setting Register 4 FBR4 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 5280h SDSI FBR Setting Register 5 FBR5 32 32 2, 3 PCLKB 2 ICLK SDSI

0009 5800h to SDSI FN1 Data Register 10 to 163 FN1DATAR10 32 8, 32 10, 11 PCLKB 2 to 6 ICLK SDSI
0009 58FFh to 163

0009 5900h to SDSI FN1 Data Register 20 to 263 FN1DATAR20 32 8, 32 10, 11 PCLKB 2 to 6 ICLK SDSI
0009 59FFh to 263

0009 5A00h SDSI FN1 Data Register 30 to 363 FN1DATAR30 32 8, 32 10, 11 PCLKB 2 to 6 ICLK SDSI
to to 363
0009 5AFFh

0009 5B00h SDSI FN1 Interrupt Vector Register FN1INTVECR 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 5B01h SDSI FN1 Interrupt Clear Register FN1INTCLRR 8 8 7, 8 PCLKB 2 to 5 ICLK SDSI

0009 5C00h SDSI FN1 Data Register 50 to 5255 FN1DATAR50 32 8, 32 7, 8 PCLKB 2 to 5 ICLK SDSI
to to 5255
0009 5FFFh

000A 0000h USB0 System Configuration Control Register SYSCFG 16 16 3, 4 PCLKB 2 ICLK USBb

000A 0004h USB0 System Configuration Status Register 0 SYSSTS0 16 16 9 PCLKB Rounded up to the USBb
or more nearest integer
greater than 1 + 9 ×
(frequency ratio of
ICLK/PCLKB)*1

000A 0008h USB0 Device State Control Register 0 DVSTCTR0 16 16 9 PCLKB Rounded up to the USBb
or more nearest integer
greater than 1 + 9 ×
(frequency ratio of
ICLK/PCLKB)*1

000A 0014h USB0 CFIFO Port Register CFIFO 16 8, 16 3, 4 PCLKB 2 ICLK USBb

000A 0018h USB0 D0FIFO Port Register D0FIFO 16 8, 16 3, 4 PCLKB 2 ICLK USBb

000A 001Ch USB0 D1FIFO Port Register D1FIFO 16 8, 16 3, 4 PCLKB 2 ICLK USBb

000A 0020h USB0 CFIFO Port Select Register CFIFOSEL 16 16 3, 4 PCLKB 2 ICLK USBb

000A 0022h USB0 CFIFO Port Control Register CFIFOCTR 16 16 3, 4 PCLKB 2 ICLK USBb

000A 0028h USB0 D0FIFO Port Select Register D0FIFOSEL 16 16 3, 4 PCLKB 2 ICLK USBb

000A 002Ah USB0 D0FIFO Port Control Register D0FIFOCTR 16 16 3, 4 PCLKB 2 ICLK USBb

000A 002Ch USB0 D1FIFO Port Select Register D1FIFOSEL 16 16 3, 4 PCLKB 2 ICLK USBb

000A 002Eh USB0 D1FIFO Port Control Register D1FIFOCTR 16 16 3, 4 PCLKB 2 ICLK USBb

000A 0030h USB0 Interrupt Enable Register 0 INTENB0 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0032h USB0 Interrupt Enable Register 1 INTENB1 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0036h USB0 BRDY Interrupt Enable Register BRDYENB 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0038h USB0 NRDY Interrupt Enable Register NRDYENB 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

R01DS0276EJ0230 Rev.2.30 Page 138 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (46 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000A 003Ah USB0 BEMP Interrupt Enable Register BEMPENB 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 003Ch USB0 SOF Output Configuration Register SOFCFG 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0040h USB0 Interrupt Status Register 0 INTSTS0 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0042h USB0 Interrupt Status Register 1 INTSTS1 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0046h USB0 BRDY Interrupt Status Register BRDYSTS 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0048h USB0 NRDY Interrupt Status Register NRDYSTS 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 004Ah USB0 BEMP Interrupt Status Register BEMPSTS 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 004Ch USB0 Frame Number Register FRMNUM 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 004Eh USB0 Device State Change Register DVCHGR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0050h USB0 USB Address Register USBADDR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0054h USB0 USB Request Type Register USBREQ 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0056h USB0 USB Request Value Register USBVAL 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0058h USB0 USB Request Index Register USBINDX 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 005Ah USB0 USB Request Length Register USBLENG 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 005Ch USB0 DCP Configuration Register DCPCFG 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 005Eh USB0 DCP Maximum Packet Size Register DCPMAXP 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0060h USB0 DCP Control Register DCPCTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0064h USB0 Pipe Window Select Register PIPESEL 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0068h USB0 Pipe Configuration Register PIPECFG 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 006Ch USB0 Pipe Maximum Packet Size Register PIPEMAXP 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 006Eh USB0 Pipe Cycle Control Register PIPEPERI 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0070h USB0 PIPE1 Control Register PIPE1CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0072h USB0 PIPE2 Control Register PIPE2CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0074h USB0 PIPE3 Control Register PIPE3CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0076h USB0 PIPE4 Control Register PIPE4CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0078h USB0 PIPE5 Control Register PIPE5CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

R01DS0276EJ0230 Rev.2.30 Page 139 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (47 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000A 007Ah USB0 PIPE6 Control Register PIPE6CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 007Ch USB0 PIPE7 Control Register PIPE7CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 007Eh USB0 PIPE8 Control Register PIPE8CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0080h USB0 PIPE9 Control Register PIPE9CTR 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0090h USB0 PIPE1 Transaction Counter Enable Register PIPE1TRE 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0092h USB0 PIPE1 Transaction Counter Register PIPE1TRN 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0094h USB0 PIPE2 Transaction Counter Enable Register PIPE2TRE 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0096h USB0 PIPE2 Transaction Counter Register PIPE2TRN 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0098h USB0 PIPE3 Transaction Counter Enable Register PIPE3TRE 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 009Ah USB0 PIPE3 Transaction Counter Register PIPE3TRN 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 009Ch USB0 PIPE4 Transaction Counter Enable Register PIPE4TRE 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 009Eh USB0 PIPE4 Transaction Counter Register PIPE4TRN 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00A0h USB0 PIPE5 Transaction Counter Enable Register PIPE5TRE 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00A2h USB0 PIPE5 Transaction Counter Register PIPE5TRN 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00D0h USB0 Device Address 0 Configuration Register DEVADD0 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00D2h USB0 Device Address 1 Configuration Register DEVADD1 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00D4h USB0 Device Address 2 Configuration Register DEVADD2 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00D6h USB0 Device Address 3 Configuration Register DEVADD3 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00D8h USB0 Device Address 4 Configuration Register DEVADD4 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00DAh USB0 Device Address 5 Configuration Register DEVADD5 16 16 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 00F0h USB0 PHY Cross Point Adjustment Register PHYSLEW 32 32 9 PCLKB Frequency with 1 + USBb
or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0400h USB Deep Standby USB Transceiver Control/Pin DPUSR0R 32 32 9 PCLKB Frequency with 1 + USBb
Monitoring Register or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0404h USB Deep Standby USB Suspend/Resume Interrupt DPUSR1R 32 32 9 PCLKB Frequency with 1 + USBb
Register or more 9 × (frequency ratio
of ICLK/PCLKB)*1

000A 0500h PDC PDC Control Register 0 PCCR0 32 32 2, 3 PCLKB 2 ICLK PDC

000A 0504h PDC PDC Control Register 1 PCCR1 32 32 2, 3 PCLKB 2 ICLK PDC

000A 0508h PDC PDC Status Register PCSR 32 32 2, 3 PCLKB 2 ICLK PDC

000A 050Ch PDC PDC Pin Monitor Register PCMONR 32 32 2, 3 PCLKB 2 ICLK PDC

000A 0510h PDC PDC Receive Data Register PCDR 32 32 2, 3 PCLKB 2 ICLK PDC

000A 0514h PDC Vertical Capture Register VCR 32 32 2, 3 PCLKB 2 ICLK PDC

000A 0518h PDC Horizontal Capture Register HCR 32 32 2, 3 PCLKB 2 ICLK PDC

R01DS0276EJ0230 Rev.2.30 Page 140 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (48 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000C 0000h EDMAC EDMAC Mode Register EDMR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0008h EDMAC EDMAC Transmit Request Register EDTRR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0010h EDMAC EDMAC Receive Request Register EDRRR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0018h EDMAC Transmit Descriptor List Start Address Register TDLAR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0020h EDMAC Receive Descriptor List Start Address Register RDLAR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0028h EDMAC ETHERC/EDMAC Status Register EESR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0030h EDMAC ETHERC/EDMAC Status Interrupt Enable Register EESIPR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0038h EDMAC ETHERC/EDMAC Transmit/Receive Status Copy TRSCER 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0 Enable Register

000C 0040h EDMAC Missed-Frame Counter Register RMFCR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0048h EDMAC Transmit FIFO Threshold Register TFTR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0050h EDMAC FIFO Depth Register FDR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0058h EDMAC Receive Method Control Register RMCR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0064h EDMAC Transmit FIFO Underflow Counter TFUCR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0068h EDMAC Receive FIFO Overflow Counter RFOCR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 006Ch EDMAC Independent Output Signal Setting Register IOSR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0070h EDMAC Flow Control Start FIFO Threshold Setting Register FCFTR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0078h EDMAC Receive Data Padding Insert Register RPADIR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 007Ch EDMAC Transmit Interrupt Setting Register TRIMD 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 00C8h EDMAC Receive Buffer Write Address Register RBWAR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 00CCh EDMAC Receive Descriptor Fetch Address Register RDFAR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 00D4h EDMAC Transmit Buffer Read Address Register TBRAR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 00D8h EDMAC Transmit Descriptor Fetch Address Register TDFAR 32 32 4, 5 PCLKA 1 to 3 ICLK EDMACa
0

000C 0100h ETHER ETHERC Mode Register ECMR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0108h ETHER Receive Frame Maximum Length Register RFLR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0110h ETHER ETHERC Status Register ECSR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0118h ETHER ETHERC Interrupt Enable Register ECSIPR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0120h ETHER PHY Interface Register PIR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0128h ETHER PHY Status Register PSR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0140h ETHER Random Number Generation Counter Limit Setting RDMLR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0 Register

000C 0150h ETHER Interpacket Gap Register IPGR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0154h ETHER Automatic PAUSE Frame Register APR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

R01DS0276EJ0230 Rev.2.30 Page 141 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (49 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000C 0158h ETHER Manual PAUSE Frame Register MPR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0160h ETHER Received PAUSE Frame Counter RFCF 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0164h ETHER PAUSE Frame Retransmit Count Setting Register TPAUSER 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 0168h ETHER PAUSE Frame Retransmit Counter TPAUSECR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 016Ch ETHER Broadcast Frame Receive Count Setting Register BCFRR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01C0h ETHER MAC Address Upper Bit Register MAHR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01C8h ETHER MAC Address Lower Bit Register MALR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01D0h ETHER Transmit Retry Over Counter Register TROCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01D4h ETHER Late Collision Detect Counter Register CDCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01D8h ETHER Lost Carrier Counter Register LCCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01DCh ETHER Carrier Not Detect Counter Register CNDCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01E4h ETHER CRC Error Frame Receive Counter Register CEFCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01E8h ETHER Frame Receive Error Counter Register FRECR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01ECh ETHER Too-Short Frame Receive Counter Register TSFRCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01F0h ETHER Too-Long Frame Receive Counter Register TLFRCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01F4h ETHER Received Alignment Error Frame Counter Register RFCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 01F8h ETHER Multicast Address Frame Receive Counter Register MAFCR 32 32 13, 14 PCLKA 1 to 7 ICLK ETHERC
C0

000C 1200h MTU3 Timer Control Register TCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1201h MTU4 Timer Control Register TCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1202h MTU3 Timer Mode Register 1 TMDR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1203h MTU4 Timer Mode Register 1 TMDR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1204h MTU3 Timer I/O Control Register H TIORH 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1205h MTU3 Timer I/O Control Register L TIORL 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1206h MTU4 Timer I/O Control Register H TIORH 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1207h MTU4 Timer I/O Control Register L TIORL 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1208h MTU3 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1209h MTU4 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 120Ah MTU Timer Output Master Enable Register A TOERA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 120Dh MTU Timer Gate Control Register A TGCRA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 120Eh MTU Timer Output Control Register 1A TOCR1A 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 120Fh MTU Timer Output Control Register 2A TOCR2A 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1210h MTU3 Timer Counter TCNT 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1212h MTU4 Timer Counter TCNT 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1214h MTU Timer Cycle Data Register A TCDRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1216h MTU Timer Dead Time Data Register A TDDRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1218h MTU3 Timer General Register A TGRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 121Ah MTU3 Timer General Register B TGRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 121Ch MTU4 Timer General Register A TGRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 121Eh MTU4 Timer General Register B TGRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1220h MTU Timer Subcounter A TCNTSA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

R01DS0276EJ0230 Rev.2.30 Page 142 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (50 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000C 1222h MTU Timer Cycle Buffer Register A TCBRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1224h MTU3 Timer General Register C TGRC 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1226h MTU3 Timer General Register D TGRD 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1228h MTU4 Timer General Register C TGRC 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 122Ah MTU4 Timer General Register D TGRD 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 122Ch MTU3 Timer Status Register TSR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 122Dh MTU4 Timer Status Register TSR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1230h MTU Timer Interrupt Skipping Set Register 1A TITCR1A 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1231h MTU Timer Interrupt Skipping Counter 1A TITCNT1A 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1232h MTU Timer Buffer Transfer Set Register A TBTERA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1234h MTU Timer Dead Time Enable Register A TDERA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1236h MTU Timer Output Level Buffer Register A TOLBRA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1238h MTU3 Timer Buffer Operation Transfer Mode Register TBTM 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1239h MTU4 Timer Buffer Operation Transfer Mode Register TBTM 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 123Ah MTU Timer Interrupt Skipping Mode Register A TITMRA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 123Bh MTU Timer Interrupt Skipping Set Register 2A TITCR2A 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 123Ch MTU Timer Interrupt Skipping Counter 2A TITCNT2A 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1240h MTU4 Timer A/D Converter Start Request Control Register TADCR 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1244h MTU4 Timer A/D Converter Start Request Cycle Set Register TADCORA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a
A

000C 1246h MTU4 Timer A/D Converter Start Request Cycle Set Register TADCORB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a
B

000C 1248h MTU4 Timer A/D Converter Start Request Cycle Set Buffer TADCOBRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a
Register A

000C 124Ah MTU4 Timer A/D Converter Start Request Cycle Set Buffer TADCOBRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a
Register B

000C 124Ch MTU3 Timer Control Register 2 TCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 124Dh MTU4 Timer Control Register 2 TCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1260h MTU Timer Waveform Control Register A TWCRA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1270h MTU Timer Mode Register 2A TMDR2A 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1272h MTU3 Timer General Register E TGRE 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1274h MTU4 Timer General Register E TGRE 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1276h MTU4 Timer General Register F TGRF 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1280h MTU Timer Start Register A TSTRA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1281h MTU Timer Synchronous Register A TSYRA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1282h MTU Timer Counter Synchronous Start Register TCSYSTR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1284h MTU Timer Read/Write Enable Register A TRWERA 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1290h MTU0 Noise Filter Control Register 0 NFCR0 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1291h MTU1 Noise Filter Control Register 1 NFCR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1292h MTU2 Noise Filter Control Register 2 NFCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1293h MTU3 Noise Filter Control Register 3 NFCR3 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1294h MTU4 Noise Filter Control Register 4 NFCR4 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1298h MTU8 Noise Filter Control Register 8 NFCR8 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1299h MTU0 Noise Filter Control Register C NFCRC 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1300h MTU0 Timer Control Register TCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1301h MTU0 Timer Mode Register 1 TMDR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1302h MTU0 Timer I/O Control Register H TIORH 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1303h MTU0 Timer I/O Control Register L TIORL 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1304h MTU0 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1306h MTU0 Timer Counter TCNT 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1308h MTU0 Timer General Register A TGRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

R01DS0276EJ0230 Rev.2.30 Page 143 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (51 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000C 130Ah MTU0 Timer General Register B TGRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 130Ch MTU0 Timer General Register C TGRC 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 130Eh MTU0 Timer General Register D TGRD 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1320h MTU0 Timer General Register E TGRE 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1322h MTU0 Timer General Register F TGRF 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1324h MTU0 Timer Interrupt Enable Register 2 TIER2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1326h MTU0 Timer Buffer Operation Transfer Mode Register TBTM 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1328h MTU0 Timer Control Register 2 TCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1380h MTU1 Timer Control Register TCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1381h MTU1 Timer Mode Register 1 TMDR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1382h MTU1 Timer I/O Control Register TIOR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1384h MTU1 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1385h MTU1 Timer Status Register TSR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1386h MTU1 Timer Counter TCNT 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1388h MTU1 Timer General Register A TGRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 138Ah MTU1 Timer General Register B TGRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1390h MTU1 Timer Input Capture Control Register TICCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1391h MTU1 Timer Mode Register 3 TMDR3 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1394h MTU1 Timer Control Register 2 TCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 13A0h MTU1 Timer Longword Counter TCNTLW 32 32 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 13A4h MTU1 Timer Longword General Register TGRALW 32 32 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 13A8h MTU1 Timer Longword General Register TGRBLW 32 32 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1400h MTU2 Timer Control Register TCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1401h MTU2 Timer Mode Register 1 TMDR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1402h MTU2 Timer I/O Control Register TIOR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1404h MTU2 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1405h MTU2 Timer Status Register TSR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1406h MTU2 Timer Counter TCNT 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1408h MTU2 Timer General Register A TGRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 140Ah MTU2 Timer General Register B TGRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 140Ch MTU2 Timer Control Register 2 TCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1600h MTU8 Timer Control Register TCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1601h MTU8 Timer Mode Register 1 TMDR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1602h MTU8 Timer I/O Control Register H TIORH 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1603h MTU8 Timer I/O Control Register L TIORL 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1604h MTU8 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1606h MTU8 Timer Control Register 2 TCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1608h MTU8 Timer Counter TCNT 32 32 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 160Ch MTU8 Timer General Register A TGRA 32 32 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1610h MTU8 Timer General Register B TGRB 32 32 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1614h MTU8 Timer General Register C TGRC 32 32 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1618h MTU8 Timer General Register D TGRD 32 32 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A00h MTU6 Timer Control Register TCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A01h MTU7 Timer Control Register TCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A02h MTU6 Timer Mode Register 1 TMDR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A03h MTU7 Timer Mode Register 1 TMDR1 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A04h MTU6 Timer I/O Control Register H TIORH 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A05h MTU6 Timer I/O Control Register L TIORL 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A06h MTU7 Timer I/O Control Register H TIORH 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A07h MTU7 Timer I/O Control Register L TIORL 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

R01DS0276EJ0230 Rev.2.30 Page 144 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (52 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000C 1A08h MTU6 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A09h MTU7 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A0Ah MTU Timer Output Master Enable Register B TOERB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A0Eh MTU Timer Output Control Register 1B TOCR1B 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A0Fh MTU Timer Output Control Register 2B TOCR2B 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A10h MTU6 Timer Counter TCNT 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A12h MTU7 Timer Counter TCNT 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A14h MTU Timer Cycle Data Register B TCDRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A16h MTU Timer Dead Time Data Register B TDDRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A18h MTU6 Timer General Register A TGRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A1Ah MTU6 Timer General Register B TGRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A1Ch MTU7 Timer General Register A TGRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A1Eh MTU7 Timer General Register B TGRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A20h MTU Timer Subcounter B TCNTSB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A22h MTU Timer Cycle Buffer Register B TCBRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A24h MTU6 Timer General Register C TGRC 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A26h MTU6 Timer General Register D TGRD 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A28h MTU7 Timer General Register C TGRC 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A2Ah MTU7 Timer General Register D TGRD 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A2Ch MTU6 Timer Status Register TSR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A2Dh MTU7 Timer Status Register TSR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A30h MTU Timer Interrupt Skipping Set Register 1B TITCR1B 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A31h MTU Timer Interrupt Skipping Counter 1B TITCNT1B 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A32h MTU Timer Buffer Transfer Set Register B TBTERB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A34h MTU Timer Dead Time Enable Register B TDERB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A36h MTU Timer Output Level Buffer Register B TOLBRB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A38h MTU6 Timer Buffer Operation Transfer Mode Register TBTM 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A39h MTU7 Timer Buffer Operation Transfer Mode Register TBTM 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A3Ah MTU Timer Interrupt Skipping Mode Register B TITMRB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A3Bh MTU Timer Interrupt Skipping Set Register 2B TITCR2B 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A3Ch MTU Timer Interrupt Skipping Counter 2B TITCNT2B 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A40h MTU7 Timer A/D Converter Start Request Control Register TADCR 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A44h MTU7 Timer A/D Converter Start Request Cycle Set Register TADCORA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a
A

000C 1A46h MTU7 Timer A/D Converter Start Request Cycle Set Register TADCORB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a
B

000C 1A48h MTU7 Timer A/D Converter Start Request Cycle Set Buffer TADCOBRA 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a
Register A

000C 1A4Ah MTU7 Timer A/D Converter Start Request Cycle Set Buffer TADCOBRB 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a
Register B

000C 1A4Ch MTU6 Timer Control Register 2 TCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A4Dh MTU7 Timer Control Register 2 TCR2 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A50h MTU6 Timer Synchronous Clear Register TSYCR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A60h MTU Timer Waveform Control Register B TWCRB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A70h MTU Timer Mode Register 2B TMDR2B 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A72h MTU6 Timer General Register E TGRE 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A74h MTU7 Timer General Register E TGRE 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A76h MTU7 Timer General Register F TGRF 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A80h MTU Timer Start Register B TSTRB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A81h MTU Timer Synchronous Register B TSYRB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A84h MTU Timer Read/Write Enable Register B TRWERB 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

R01DS0276EJ0230 Rev.2.30 Page 145 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (53 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000C 1A93h MTU6 Noise Filter Control Register 6 NFCR6 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A94h MTU7 Noise Filter Control Register 7 NFCR7 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1A95h MTU5 Noise Filter Control Register 5 NFCR5 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C80h MTU5 Timer Counter U TCNTU 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C82h MTU5 Timer General Register U TGRU 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C84h MTU5 Timer Control Register U TCRU 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C85h MTU5 Timer Control Register 2 TCR2U 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C86h MTU5 Timer I/O Control Register U TIORU 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C90h MTU5 Timer Counter V TCNTV 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C92h MTU5 Timer General Register V TGRV 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C94h MTU5 Timer Control Register V TCRV 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C95h MTU5 Timer Control Register 2 TCR2V 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1C96h MTU5 Timer I/O Control Register V TIORV 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1CA0h MTU5 Timer Counter W TCNTW 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1CA2h MTU5 Timer General Register W TGRW 16 16 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1CA4h MTU5 Timer Control Register W TCRW 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1CA5h MTU5 Timer Control Register 2 TCR2W 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1CA6h MTU5 Timer I/O Control Register W TIORW 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1CB2h MTU5 Timer Interrupt Enable Register TIER 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1CB4h MTU5 Timer Start Register TSTR 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a

000C 1CB6h MTU5 Timer Compare Match Clear Register TCNTCMPCL 8 8 4, 5 PCLKA 1, 2 ICLK MTU3a
R

000C 5800h BSC Extended Bus Master Priority Control Register EBMAPCR 32 32 1, 2 PCLKA 1 ICLK BSC

000D 0040h SCI10 Serial Mode Register SMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0040h SMCI10 Serial Mode Register SMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0041h SCI10 Bit Rate Register BRR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0042h SCI10 Serial Control Register SCR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0042h SMCI10 Serial Control Register SCR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0043h SCI10 Transmit Data Register TDR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0044h SCI10 Serial Status Register SSR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0044h SMCI10 Serial Status Register SSR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0044h SCI10 Serial Status Register SSRFIFO 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0045h SCI10 Receive Data Register RDR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0046h SCI10 Smart Card Mode Register SCMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0046h SMCI10 Smart Card Mode Register SCMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0047h SCI10 Serial Extended Mode Register SEMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0048h SCI10 Noise Filter Setting Register SNFR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0049h SCI10 I2C Mode Register 1 SIMR1 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Ah SCI10 I2C Mode Register 2 SIMR2 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Bh SCI10 I2C Mode Register 3 SIMR3 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Ch SCI10 I2C Status Register SISR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Dh SCI10 SPI Mode Register SPMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Eh SCI10 Transmit Data Register H TDRH 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Fh SCI10 Transmit Data Register L TDRL 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Eh SCI10 Transmit Data Register HL TDRHL 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 004Eh SCI10 Transmit FIFO Data Register FTDR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Fh SCI10 Transmit FIFO Data Register FTDR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 004Eh SCI10 Transmit FIFO Data Register FTDR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0050h SCI10 Receive Data Register H RDRH 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0051h SCI10 Receive Data Register L RDRL 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

R01DS0276EJ0230 Rev.2.30 Page 146 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (54 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000D 0050h SCI10 Receive Data Register HL RDRHL 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0050h SCI10 Receive FIFO Data Register FRDR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0051h SCI10 Receive FIFO Data Register FRDR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0050h SCI10 Receive FIFO Data Register FRDR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0052h SCI10 Modulation Duty Register MDDR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0053h SCI10 Data Comparison Control Register DCCR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0054h SCI10 FIFO Control Register FCR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0055h SCI10 FIFO Control Register FCR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0054h SCI10 FIFO Control Register FCR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0056h SCI10 FIFO Data Count Register FDR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0057h SCI10 FIFO Data Count Register FDR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0056h SCI10 FIFO Data Count Register FDR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0058h SCI10 Line Status Register LSR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0059h SCI10 Line Status Register LSR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0058h SCI10 Line Status Register LSR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 005Ah SCI10 Comparison Data Register CDR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 005Bh SCI10 Comparison Data Register CDR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 005Ah SCI10 Comparison Data Register CDR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 005Ch SCI10 Serial Port Register SPTR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0060h SCI11 Serial Mode Register SMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0060h SMCI11 Serial Mode Register SMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0061h SCI11 Bit Rate Register BRR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0062h SCI11 Serial Control Register SCR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0062h SMCI11 Serial Control Register SCR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0063h SCI11 Transmit Data Register TDR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0064h SCI11 Serial Status Register SSR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0064h SMCI11 Serial Status Register SSR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0064h SCI11 Serial Status Register SSRFIFO 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0065h SCI11 Receive Data Register RDR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0066h SCI11 Smart Card Mode Register SCMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0066h SMCI11 Smart Card Mode Register SCMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0067h SCI11 Serial Extended Mode Register SEMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0068h SCI11 Noise Filter Setting Register SNFR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0069h SCI11 I2C Mode Register 1 SIMR1 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Ah SCI11 I2C Mode Register 2 SIMR2 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Bh SCI11 I2C Mode Register 3 SIMR3 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Ch SCI11 I2C Status Register SISR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Dh SCI11 SPI Mode Register SPMR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Eh SCI11 Transmit Data Register H TDRH 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Fh SCI11 Transmit Data Register L TDRL 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Eh SCI11 Transmit Data Register HL TDRHL 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 006Eh SCI11 Transmit FIFO Data Register FTDR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Fh SCI11 Transmit FIFO Data Register FTDR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 006Eh SCI11 Transmit FIFO Data Register FTDR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0070h SCI11 Receive Data Register H RDRH 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0071h SCI11 Receive Data Register L RDRL 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0070h SCI11 Receive Data Register HL RDRHL 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0070h SCI11 Receive FIFO Data Register FRDR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0071h SCI11 Receive FIFO Data Register FRDR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0070h SCI11 Receive FIFO Data Register FRDR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

R01DS0276EJ0230 Rev.2.30 Page 147 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (55 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000D 0072h SCI11 Modulation Duty Register MDDR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0073h SCI11 Data Comparison Control Register DCCR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0074h SCI11 FIFO Control Register FCR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0075h SCI11 FIFO Control Register FCR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0074h SCI11 FIFO Control Register FCR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0076h SCI11 FIFO Data Count Register FDR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0077h SCI11 FIFO Data Count Register FDR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0076h SCI11 FIFO Data Count Register FDR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 0078h SCI11 Line Status Register LSR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0079h SCI11 Line Status Register LSR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0078h SCI11 Line Status Register LSR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 007Ah SCI11 Comparison Data Register CDR.H 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 007Bh SCI11 Comparison Data Register CDR.L 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 007Ah SCI11 Comparison Data Register CDR 16 16 5, 6 PCLKA 1 to 3 ICLK SCIi

000D 007Ch SCI11 Serial Port Register SPTR 8 8 3, 4 PCLKA 1, 2 ICLK SCIi

000D 0100h RSPI0 RSPI Control Register SPCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0101h RSPI0 RSPI Slave Select Polarity Register SSLP 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0102h RSPI0 RSPI Pin Control Register SPPCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0103h RSPI0 RSPI Status Register SPSR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0104h RSPI0 RSPI Data Register SPDR 32 8, 16, 3, 4 PCLKA 1, 2 ICLK RSPIc
32

000D 0108h RSPI0 RSPI Sequence Control Register SPSCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0109h RSPI0 RSPI Sequence Status Register SPSSR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 010Ah RSPI0 RSPI Bit Rate Register SPBR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 010Bh RSPI0 RSPI Data Control Register SPDCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 010Ch RSPI0 RSPI Clock Delay Register SPCKD 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 010Dh RSPI0 RSPI Slave Select Negation Delay Register SSLND 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 010Eh RSPI0 RSPI Next-Access Delay Register SPND 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 010Fh RSPI0 RSPI Control Register 2 SPCR2 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0110h RSPI0 RSPI Command Register 0 SPCMD0 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0112h RSPI0 RSPI Command Register 1 SPCMD1 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0114h RSPI0 RSPI Command Register 2 SPCMD2 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0116h RSPI0 RSPI Command Register 3 SPCMD3 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0118h RSPI0 RSPI Command Register 4 SPCMD4 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 011Ah RSPI0 RSPI Command Register 5 SPCMD5 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 011Ch RSPI0 RSPI Command Register 6 SPCMD6 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 011Eh RSPI0 RSPI Command Register 7 SPCMD7 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0120h RSPI0 RSPI Data Control Register 2 SPDCR2 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0140h RSPI1 RSPI Control Register SPCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0141h RSPI1 RSPI Slave Select Polarity Register SSLP 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0142h RSPI1 RSPI Pin Control Register SPPCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0143h RSPI1 RSPI Status Register SPSR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0144h RSPI1 RSPI Data Register SPDR 32 8, 16, 3, 4 PCLKA 1, 2 ICLK RSPIc
32

000D 0148h RSPI1 RSPI Sequence Control Register SPSCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0149h RSPI1 RSPI Sequence Status Register SPSSR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 014Ah RSPI1 RSPI Bit Rate Register SPBR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 014Bh RSPI1 RSPI Data Control Register SPDCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 014Ch RSPI1 RSPI Clock Delay Register SPCKD 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 014Dh RSPI1 RSPI Slave Select Negation Delay Register SSLND 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 014Eh RSPI1 RSPI Next-Access Delay Register SPND 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

R01DS0276EJ0230 Rev.2.30 Page 148 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (56 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000D 014Fh RSPI1 RSPI Control Register 2 SPCR2 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0150h RSPI1 RSPI Command Register 0 SPCMD0 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0152h RSPI1 RSPI Command Register 1 SPCMD1 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0154h RSPI1 RSPI Command Register 2 SPCMD2 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0156h RSPI1 RSPI Command Register 3 SPCMD3 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0158h RSPI1 RSPI Command Register 4 SPCMD4 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 015Ah RSPI1 RSPI Command Register 5 SPCMD5 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 015Ch RSPI1 RSPI Command Register 6 SPCMD6 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 015Eh RSPI1 RSPI Command Register 7 SPCMD7 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0160h RSPI1 RSPI Data Control Register 2 SPDCR2 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0300h RSPI2 RSPI Control Register SPCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0301h RSPI2 RSPI Slave Select Polarity Register SSLP 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0302h RSPI2 RSPI Pin Control Register SPPCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0303h RSPI2 RSPI Status Register SPSR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0304h RSPI2 RSPI Data Register SPDR 32 8, 16, 3, 4 PCLKA 1, 2 ICLK RSPIc
32

000D 0308h RSPI2 RSPI Sequence Control Register SPSCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0309h RSPI2 RSPI Sequence Status Register SPSSR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 030Ah RSPI2 RSPI Bit Rate Register SPBR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 030Bh RSPI2 RSPI Data Control Register SPDCR 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 030Ch RSPI2 RSPI Clock Delay Register SPCKD 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 030Dh RSPI2 RSPI Slave Select Negation Delay Register SSLND 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 030Eh RSPI2 RSPI Next-Access Delay Register SPND 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 030Fh RSPI2 RSPI Control Register 2 SPCR2 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0310h RSPI2 RSPI Command Register 0 SPCMD0 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0312h RSPI2 RSPI Command Register 1 SPCMD1 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0314h RSPI2 RSPI Command Register 2 SPCMD2 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0316h RSPI2 RSPI Command Register 3 SPCMD3 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0318h RSPI2 RSPI Command Register 4 SPCMD4 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 031Ah RSPI2 RSPI Command Register 5 SPCMD5 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 031Ch RSPI2 RSPI Command Register 6 SPCMD6 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 031Eh RSPI2 RSPI Command Register 7 SPCMD7 16 16 3, 4 PCLKA 1, 2 ICLK RSPIc

000D 0320h RSPI2 RSPI Data Control Register 2 SPDCR2 8 8 3, 4 PCLKA 1, 2 ICLK RSPIc

000E 0000h GLCDC Graphic 1 Color Look-up Table 0[0 to 255] GR1CLUT0[0 32 32 5, 6 PCLKA*3 1, 2 ICLK*3 GLCDC
to to 255]
000E 03FCh

000E 0400h GLCDC Graphic 1 Color Look-up Table 1[0 to 255] GR1CLUT1[0 32 32 5, 6 PCLKA*3 1, 2 ICLK*3 GLCDC
to to 255]
000E 07FCh

000E 0800h GLCDC Graphic 2 Color Look-up Table 0[0 to 255] GR2CLUT0[0 32 32 5, 6 PCLKA*3 1, 2 ICLK*3 GLCDC
to to 255]
000E 0BFCh

000E 0C00h GLCDC Graphic 2 Color Look-up Table 1[0 to 255] GR2CLUT1[0 32 32 5, 6 PCLKA*3 1, 2 ICLK*3 GLCDC
to to 255]
000E 0FFCh

000E 1000h GLCDC Background Generating Block Operation Control BGEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC
Register

000E 1004h GLCDC Free-Running Period Register BGPERI 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1008h GLCDC Synchronization Position Register BGSYNC 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 100Ch GLCDC Vertical Size Register BGVSIZE 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1010h GLCDC Horizontal Size Register BGHSIZE 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1014h GLCDC Background Color Register BGCOLOR 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1018h GLCDC Background Generating Block Status Monitor Register BGMON 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1100h GLCDC Graphic 1 Register Update Control Register GR1VEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

R01DS0276EJ0230 Rev.2.30 Page 149 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (57 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000E 1104h GLCDC Graphic 1 Frame Buffer Read Control Register GR1FLMRD 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 110Ch GLCDC Graphic 1 Frame Buffer Control Register 2 GR1FLM2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1110h GLCDC Graphic 1 Frame Buffer Control Register 3 GR1FLM3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1118h GLCDC Graphic 1 Frame Buffer Control Register 5 GR1FLM5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 111Ch GLCDC Graphic 1 Frame Buffer Control Register 6 GR1FLM6 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1120h GLCDC Graphic 1 Alpha Blending Control Register 1 GR1AB1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1124h GLCDC Graphic 1 Alpha Blending Control Register 2 GR1AB2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1128h GLCDC Graphic 1 Alpha Blending Control Register 3 GR1AB3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 112Ch GLCDC Graphic 1 Alpha Blending Control Register 4 GR1AB4 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1130h GLCDC Graphic 1 Alpha Blending Control Register 5 GR1AB5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1134h GLCDC Graphic 1 Alpha Blending Control Register 6 GR1AB6 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1138h GLCDC Graphic 1 Alpha Blending Control Register 7 GR1AB7 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 113Ch GLCDC Graphic 1 Alpha Blending Control Register 8 GR1AB8 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1140h GLCDC Graphic 1 Alpha Blending Control Register 9 GR1AB9 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 114Ch GLCDC Graphic 1 Background Color Control Register GR1BASE 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1150h GLCDC Graphic 1 CLUT/Interrupt Control Register GR1CLUTINT 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1154h GLCDC Graphic 1 Status Monitor Register GR1MON 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1200h GLCDC Graphic 2 Register Update Control Register GR2VEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1204h GLCDC Graphic 2 Frame Buffer Read Control Register GR2FLMRD 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 120Ch GLCDC Graphic 2 Frame Buffer Control Register 2 GR2FLM2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1210h GLCDC Graphic 2 Frame Buffer Control Register 3 GR2FLM3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1218h GLCDC Graphic 2 Frame Buffer Control Register 5 GR2FLM5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 121Ch GLCDC Graphic 2 Frame Buffer Control Register 6 GR2FLM6 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1220h GLCDC Graphic 2 Alpha Blending Control Register 1 GR2AB1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1224h GLCDC Graphic 2 Alpha Blending Control Register 2 GR2AB2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1228h GLCDC Graphic 2 Alpha Blending Control Register 3 GR2AB3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 122Ch GLCDC Graphic 2 Alpha Blending Control Register 4 GR2AB4 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1230h GLCDC Graphic 2 Alpha Blending Control Register 5 GR2AB5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1234h GLCDC Graphic 2 Alpha Blending Control Register 6 GR2AB6 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1238h GLCDC Graphic 2 Alpha Blending Control Register 7 GR2AB7 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 123Ch GLCDC Graphic 2 Alpha Blending Control Register 8 GR2AB8 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1240h GLCDC Graphic 2 Alpha Blending Control Register 9 GR2AB9 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 124Ch GLCDC Graphic 2 Background Color Control Register GR2BASE 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1250h GLCDC Graphic 2 CLUT/Interrupt Control Register GR2CLUTINT 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1254h GLCDC Graphic 2 Status Monitor Register GR2MON 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1300h GLCDC Gamma Correction G Block Register Update Control GAMGVEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC
Register

000E 1304h GLCDC Gamma Correction Block Function Switch Register GAMSW 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1308h GLCDC Gamma Correction G Table Setting Register 1 GAMGLUT1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 130Ch GLCDC Gamma Correction G Table Setting Register 2 GAMGLUT2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1310h GLCDC Gamma Correction G Table Setting Register 3 GAMGLUT3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1314h GLCDC Gamma Correction G Table Setting Register 4 GAMGLUT4 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1318h GLCDC Gamma Correction G Table Setting Register 5 GAMGLUT5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 131Ch GLCDC Gamma Correction G Table Setting Register 6 GAMGLUT6 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1320h GLCDC Gamma Correction G Table Setting Register 7 GAMGLUT7 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1324h GLCDC Gamma Correction G Table Setting Register 8 GAMGLUT8 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1328h GLCDC Gamma Correction G Area Setting Register 1 GAMGAREA1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 132Ch GLCDC Gamma Correction G Area Setting Register 2 GAMGAREA2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1330h GLCDC Gamma Correction G Area Setting Register 3 GAMGAREA3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1334h GLCDC Gamma Correction G Area Setting Register 4 GAMGAREA4 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

R01DS0276EJ0230 Rev.2.30 Page 150 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (58 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000E 1338h GLCDC Gamma Correction G Area Setting Register 5 GAMGAREA5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1340h GLCDC Gamma Correction B Block Register Update Control GAMBVEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC
Register

000E 1348h GLCDC Gamma Correction B Table Setting Register 1 GAMBLUT1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 134Ch GLCDC Gamma Correction B Table Setting Register 2 GAMBLUT2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1350h GLCDC Gamma Correction B Table Setting Register 3 GAMBLUT3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1354h GLCDC Gamma Correction B Table Setting Register 4 GAMBLUT4 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1358h GLCDC Gamma Correction B Table Setting Register 5 GAMBLUT5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 135Ch GLCDC Gamma Correction B Table Setting Register 6 GAMBLUT6 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1360h GLCDC Gamma Correction B Table Setting Register 7 GAMBLUT7 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1364h GLCDC Gamma Correction B Table Setting Register 8 GAMBLUT8 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1368h GLCDC Gamma Correction B Area Setting Register 1 GAMBAREA1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 136Ch GLCDC Gamma Correction B Area Setting Register 2 GAMBAREA2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1370h GLCDC Gamma Correction B Area Setting Register 3 GAMBAREA3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1374h GLCDC Gamma Correction B Area Setting Register 4 GAMBAREA4 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1378h GLCDC Gamma Correction B Area Setting Register 5 GAMBAREA5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1380h GLCDC Gamma Correction R Block Register Update Control GAMRVEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC
Register

000E 1388h GLCDC Gamma Correction R Table Setting Register 1 GAMRLUT1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 138Ch GLCDC Gamma Correction R Table Setting Register 2 GAMRLUT2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1390h GLCDC Gamma Correction R Table Setting Register 3 GAMRLUT3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1394h GLCDC Gamma Correction R Table Setting Register 4 GAMRLUT4 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1398h GLCDC Gamma Correction R Table Setting Register 5 GAMRLUT5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 139Ch GLCDC Gamma Correction R Table Setting Register 6 GAMRLUT6 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13A0h GLCDC Gamma Correction R Table Setting Register 7 GAMRLUT7 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13A4h GLCDC Gamma Correction R Table Setting Register 8 GAMRLUT8 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13A8h GLCDC Gamma Correction R Area Setting Register 1 GAMRAREA1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13ACh GLCDC Gamma Correction R Area Setting Register 2 GAMRAREA2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13B0h GLCDC Gamma Correction R Area Setting Register 3 GAMRAREA3 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13B4h GLCDC Gamma Correction R Area Setting Register 4 GAMRAREA4 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13B8h GLCDC Gamma Correction R Area Setting Register 5 GAMRAREA5 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13C0h GLCDC Output Control Block Register Update Control OUTVEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC
Register

000E 13C4h GLCDC Output Interface Register OUTSET 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13C8h GLCDC Brightness Adjustment Register 1 BRIGHT1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13CCh GLCDC Brightness Adjustment Register 2 BRIGHT2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13D0h GLCDC Contrast Adjustment Register CONTRAST 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13D4h GLCDC Panel Dither Control Register PANELDTHA 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 13E4h GLCDC Output Phase Control Register CLKPHASE 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1404h GLCDC Reference Timing Setting Register TCONTIM 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1408h GLCDC Vertical Timing Setting Register A1 TCONSTVA1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 140Ch GLCDC Vertical Timing Setting Register A2 TCONSTVA2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1410h GLCDC Vertical Timing Setting Register B1 TCONSTVB1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1414h GLCDC Vertical Timing Setting Register B2 TCONSTVB2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1418h GLCDC Horizontal Timing Setting Register A1 TCONSTHA1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 141Ch GLCDC Horizontal Timing Setting Register A2 TCONSTHA2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1420h GLCDC Horizontal Timing Setting Register B1 TCONSTHB1 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1424h GLCDC Horizontal Timing Setting Register B2 TCONSTHB2 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1428h GLCDC Data Enable Polarity Setting Register TCONDE 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1440h GLCDC Status Detection Control Register DTCTEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1444h GLCDC Interrupt Request Enable Control Register INTEN 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

R01DS0276EJ0230 Rev.2.30 Page 151 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (59 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000E 1448h GLCDC Detected Status Clear Register STCLR 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 144Ch GLCDC Detected Status Monitor Register STMON 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 1450h GLCDC Panel Clock Control Register PANELCLK 32 32 2, 3 PCLKA 1, 2 ICLK GLCDC

000E 3000h DRW2D Geometry Control Register CONTROL 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3000h DRW2D Status Register STATUS 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3004h DRW2D Surface Control Register CONTROL2 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3004h DRW2D Hardware Version Register HWVER 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3010h DRW2D Limiter 1 Start Value Register L1START 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3014h DRW2D Limiter 2 Start Value Register L2START 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3018h DRW2D Limiter 3 Start Value Register L3START 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 301Ch DRW2D Limiter 4 Start Value Register L4START 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3020h DRW2D Limiter 5 Start Value Register L5START 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3024h DRW2D Limiter 6 Start Value Register L6START 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3028h DRW2D Limiter 1 X-Axis Increment Register L1XADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 302Ch DRW2D Limiter 2 X-Axis Increment Register L2XADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3030h DRW2D Limiter 3 X-Axis Increment Register L3XADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3034h DRW2D Limiter 4 X-Axis Increment Register L4XADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3038h DRW2D Limiter 5 X-Axis Increment Register L5XADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 303Ch DRW2D Limiter 6 X-Axis Increment Register L6XADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3040h DRW2D Limiter 1 Y-Axis Increment Register L1YADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3044h DRW2D Limiter 2 Y-Axis Increment Register L2YADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3048h DRW2D Limiter 3 Y-Axis Increment Register L3YADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 304Ch DRW2D Limiter 4 Y-Axis Increment Register L4YADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3050h DRW2D Limiter 5 Y-Axis Increment Register L5YADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3054h DRW2D Limiter 6 Y-Axis Increment Register L6YADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3058h DRW2D Limiter 1 Band Width Parameter Register L1BAND 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 305Ch DRW2D Limiter 2 Band Width Parameter Register L2BAND 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3064h DRW2D Base Color Register COLOR1 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3068h DRW2D Secondary Color Register COLOR2 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3074h DRW2D Pattern Register PATTERN 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3078h DRW2D Bounding Box Dimension Register SIZE 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 307Ch DRW2D Frame Buffer Pitch Register PITCH 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3080h DRW2D Frame Buffer Base Address Register ORIGIN 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3090h DRW2D U Limiter Start Value Register LUST 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3094h DRW2D U Limiter X-Axis Increment Register LUXADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 3098h DRW2D U Limiter Y-Axis Increment Register LUYADD 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 309Ch DRW2D V Limiter Start Value Integer Part Register LVSTI 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30A0h DRW2D V Limiter Start Value Fractional Part Register LVSTF 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30A4h DRW2D V Limiter X-Axis Increment Integer Part Register LVXADDI 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30A8h DRW2D V Limiter Y-Axis Increment Integer Part Register LVYADDI 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30ACh DRW2D V Limiter Increment Fractional Parts Register LVYXADDF 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30B4h DRW2D Texels Per Texture Line Register TEXPITCH 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30B8h DRW2D Texture Mask Register TEXMSK 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30BCh DRW2D Texture Base Address Register TEXORG 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30C0h DRW2D Interrupt Control Register IRQCTL 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30C4h DRW2D Cache Control Register CACHECTL 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30C8h DRW2D Display List Start Address Register DLISTST 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30CCh DRW2D Performance Counter 1 PERFCNT1 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30D0h DRW2D Performance Counter 2 PERFCNT2 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30D4h DRW2D Performance Counters Control Register PERFTRG 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

R01DS0276EJ0230 Rev.2.30 Page 152 of 246

Jun 20, 2019
RX65N Group, RX651 Group 4. I/O Registers

Table 4.1 List of I/O Registers (Address Order) (60 / 60)

Number of Access Cycles
Module Register Number Access Related
Address Symbol Register Name Symbol of Bits Size ICLK ≥ PCLK ICLK < PCLK Function

000E 30DCh DRW2D CLUT Start Address Register TEXCLADDR 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30E0h DRW2D CLUT Data Register TEXCLDATA 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30E4h DRW2D CLUT Offset Register TEXCLOFST 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

000E 30E8h DRW2D Chroma Key Register COLKEY 32 32 2, 3 PCLKA 1, 2 ICLK DRW2D

007F C040h FLASH Data Flash Memory Access Frequency Setting EEPFCLK 8 8 2 FCLK Flash
Register

FE7F 5D00h OFSM Endian Select Register MDE 32 32 1 to 3 ICLK Option-

Setting
Memory

FE7F 5D04h OFSM Option Function Select Register 0 OFS0 32 32 1 to 3 ICLK Option-
Setting
Memory

FE7F 5D08h OFSM Option Function Select Register 1 OFS1 32 32 1 to 3 ICLK Option-
Setting
Memory

FE7F 5D10h OFSM TM Identification Data Register TMINF 32 32 1 to 3 ICLK Option-

Setting
Memory

FE7F 5D20h OFSM Bank Select Register BANKSEL 32 32 1 to 3 ICLK Option-

Setting
Memory

FE7F 5D40h OFSM Serial Programmer Command Control Register SPCC 32 32 1 to 3 ICLK Option-
Setting
Memory

FE7F 5D48h OFSM TM Enable Flag Register TMEF 32 32 1 to 3 ICLK Option-

Setting
Memory

FE7F 5D50h OFSM OCD/Serial Programmer ID Setting Register OSIS 32 32 1 to 3 ICLK Option-
Setting
Memory

FE7F 5D64h OFSM Flash Access Window Setting Register FAW 32 32 1 to 3 ICLK Option-
Setting
Memory

FE7F 5D70h OFSM ROM Code Protection Register ROMCODE 32 32 1 to 3 ICLK Option-
Setting
Memory

FE7F 7D7Ch TEMPS Temperature Sensor Calibration Data Register TSCDR 32 32 1 to 3 ICLK TEMPS

FE7F 7D90h FLASH Unique ID Register 0 UIDR0 32 32 1 to 3 ICLK Flash

FE7F 7D94h FLASH Unique ID Register 1 UIDR1 32 32 1 to 3 ICLK Flash

FE7F 7D98h FLASH Unique ID Register 2 UIDR2 32 32 1 to 3 ICLK Flash

FE7F 7D9Ch FLASH Unique ID Register 3 UIDR3 32 32 1 to 3 ICLK Flash

Note 1. When the register is accessed while the USB is operating, a delay may be generated in accessing.
Note 2. The address must end with 0h, 4h, 8h, or Ch when access is made in 32-bit units. The address must end with 0h, 2h, 4h, 6h, 8h,
Ah, Ch, or Eh when access is made in 16-bit units.
Note 3. When the register is accessed while the GLCDC is operating, a delay may be generated in accessing.

R01DS0276EJ0230 Rev.2.30 Page 153 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5. Electrical Characteristics
5.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Rating

Conditions: VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V
Item Symbol Value Unit
Power supply voltage VCC, VCC_USB –0.3 to +4.0 V
VBATT power supply voltage VBATT –0.3 to +4.0 V
Input voltage (except for ports for 5 V tolerant*1) Vin –0.3 to VCC + 0.3 (up to 4.0) V
Input voltage (ports for 5 V tolerant*1) Vin –0.3 to VCC + 4.0 (up to 5.8) V
Reference power supply voltage VREFH0 –0.3 to AVCC0 + 0.3 (up to 4.0) V
Analog power supply voltage AVCC0, AVCC1*2 –0.3 to +4.0 V
Analog input voltage VAN –0.3 to AVCC + 0.3 (up to 4.0) V
Junction temperature D version Tj –40 to +105 °C
G version Tj –40 to +125 °C
Storage temperature Tstg –55 to +125 °C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.
Note 1. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.
Note 2. Connect the AVCC0, AVCC1, and VCC_USB pins to VCC, and the AVSS0, AVSS1, and VSS_USB pins to VSS.
When the A/D converter unit 0 is not to be used, connect the VREFH0 pin to VCC and the VREFL0 pin to VSS, respectively.
Do not leave these pins open. Insert capacitors of high frequency characteristics between the AVCC0 and AVSS0 pins, or
AVCC1 and AVSS1 pins. Place capacitors of about 0.1 μF as close as possible to every power supply pin and use the shortest
and heaviest possible traces.

Table 5.2 Recommended Operating Conditions

Item Symbol Min. Typ. Max. Unit
Power supply voltage*1 VCC 2.7 — 3.6 V
VSS — 0 — V
VBATT power supply voltage VBATT 2.0 — 3.6 V
USB power supply voltage VCC_USB — VCC — V
VSS_USB — 0 — V
Analog power supply voltage*1, *2 AVCC0 — VCC — V
AVSS0 — 0 — V
AVCC1 — VCC — V
AVSS1 — 0 — V
VREFH0 2.7 — AVCC0 V
VREFL0 — 0 — V
Input voltage (except for 5 V tolerant ports, Vin –0.3 — VCC + 0.3 V
except for ports 03, 05 and 40 to 47)*3
Input voltage (ports 03, 05 and 40 to 47) Vin –0.3 — AVCC + 0.3 V
Input voltage (5V tolerant ports 11 to 17, ports 20 and Vin –0.3 — VCC + 3.6 (up to 5.5) V
21, ports 30 to 33, port 67, and ports C0 to C3)*4
Input voltage (5V tolerant port 07) Vin –0.3 — AVCC + 3.6 (up to 5.5) V
Operating temperature (D version) Topr –40 — 85 °C
Operating temperature (G version) Topr –40 — 105 °C

Note 1. Comply with the following potential condition: VCC = AVCC0 = AVCC1 = VCC_USB
Note 2. For details, see section 53.6.11, Voltage Range of Analog Power Supply Pins in the User’s Manual: Hardware.
Note 3. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.
Note 4. For P32, P31, and P30, input as follows when the VBATT power supply is selected.
Vin Min. = –0.3, Max. = VBATT + 0.3 (VBATT = 2.0 to 3.6 V)

R01DS0276EJ0230 Rev.2.30 Page 154 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.2 DC Characteristics

Table 5.3 DC Characteristics (1)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
Schmitt trigger IRQ input pin*1 VIH VCC × 0.8 — — V
input voltage MTU input pin*1
VIL — — VCC × 0.2
POE3 input pin*1
TPU input pin*1 ΔVT VCC × 0.06 — —
TMR input pin*1
CMTW input pin*1
SCI input pin*1
CAN input pin*1
CAC input pin*1
ADTRG# input pin*1
QSPI input pin*1
RES#, NMI, TCK
RIIC input pin VIH VCC × 0.7 — —
(except for SMBus)
VIL — — VCC × 0.3
ΔVT VCC × 0.05 — —
Ports for 5 V tolerant*2 VIH VCC × 0.8 — —
VIL — — VCC × 0.2
Other input pins excluding ports VIH VCC × 0.8 — —
for 5 V tolerant*3
VIL — — VCC × 0.2
Input high voltage MD pin, EMLE VIH VCC × 0.9 — — V
(except for Schmitt
EXTAL, RSPI input pin, VCC × 0.8 — —
trigger input pin)
EXDMAC input pin, WAIT#,
SDHI input pin, MMC input pin,
PDC input pin, SDSI input pin
ETHERC input pin 2.3 — —
D0 to D31 VCC × 0.7 — —
RIIC (SMBus) 2.1 — —
Input low voltage MD pin, EMLE VIL — — VCC × 0.1 V
(except for Schmitt
EXTAL, RSPI input pin, — — VCC × 0.2
trigger input pin)
ETHERC input pin,
EXDMAC input pin, WAIT#,
SDHI input pin, MMC input pin,
PDC input pin, SDSI input pin
D0 to D31 — — VCC × 0.3
RIIC (SMBus) — — 0.8

Note 1. This does not include the pins, which are multiplexed as ports for 5 V tolerant.
Note 2. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.
Note 3. For P32, P31, and P30, input as follows when the VBATT power supply is selected.
VIH Min. = VBATT × 0.8, VIL Max. = VBATT × 0.2 (VBATT = 2.0 to 3.6 V)

R01DS0276EJ0230 Rev.2.30 Page 155 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.4 DC Characteristics (2)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item Symbol Min. Typ. Max. Unit Test Conditions
Output high voltage All output pins VOH VCC – 0.5 — — V IOH = –1 mA
Output low voltage All output pins VOL — — 0.5 V IOL = 1.0 mA
(except for RIIC pins and
ETHERC output pin)
RIIC output pin — — 0.4 IOL = 3.0 mA
— — 0.6 IOL = 6.0 mA
RIIC output pin VOL — — 0.4 V IOL = 15.0 mA
(only P12 and P13 in channel 0) (ICFER.FMPE = 1)
— 0.4 — IOL = 20.0 mA
(ICFER.FMPE = 1)
ETHERC output pin VOL — — 0.4 V IOL = 1.0 mA
Input leakage current RES#, MD pin, EMLE*1, | Iin | — — 1.0 μA Vin = 0 V
BSCANP*1, NMI Vin = VCC
Three-state leakage Other than ports for 5 V tolerant | ITSI | — — 1.0 μA Vin = 0 V
current (off state) Vin = VCC
Ports for 5 V tolerant — — 5.0 Vin = 0 V
Vin = 5.5 V
Input pull-up resistor Other than P35 Ip –300 — –10 μA VCC = 2.7 to 3.6 V
current Vin = 0 V
Input pull-down EMLE, BSCANP Ip 10 — 300 μA Vin = VCC
resistor current
Input capacitance All input pins Cin — — 8 pF Vbias = 0 V
(except for ports 03, 05, 12, 13, Vamp = 20 mV
16, 17, 20, 21, EMLE, BSCANP, f = 1 MHz
USB0_DP, and USB0_DM) Ta = 25°C
Ports 03, 05, 12, 13, 16, 17, 20, — — 16
21, EMLE, BSCANP, USB0_DP,
and USB0_DM

Note 1. The input leakage current value at the EMLE and BSCANP pins are only when Vin = 0 V.

R01DS0276EJ0230 Rev.2.30 Page 156 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.5 DC Characteristics (3) (Products with 1 Mbyte of code flash memory or less)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
D version G version
Item Symbol Unit Test Conditions
Typ. Max. Typ. Max.
Supply Full operation*2 ICC*3 — 40 — 45 mA ICLK = 120 MHz,
High-speed operating mode

current*1 Normal Peripheral module clocks are supplied 22 — 22 — PCLKA = 120 MHz,
operation *4 PCLKB = 60 MHz,
PCLKC = 60 MHz,
Peripheral module clocks are stopped 12 — 12 —
PCLKD = 60 MHz,
*4, *5
FCLK = 60 MHz,
Core Peripheral module clocks are stopped 15 — 15 — BCLK = 120 MHz,
Mark *4, *5 BCLK pin = 60 MHz
Sleep mode: Peripheral module clocks are 16 24 16 28
supplied*4
All module clock stop mode (reference value) 8 15 8 19
Low-speed operating mode 1: Peripheral module 1.1 — 1.1 — All clocks 1 MHz
clocks are stopped*4
Low-speed operating mode 2: Peripheral module 1.1 — 1.1 — All clocks 32.768
clocks are stopped*4 kHz
Software standby mode 1.6 6.4 1.6 9.8
Power is supplied to the standby RAM and USB 15.5 61 15.5 85 μA
resume detecting unit (USB0 only)
Deep software standby mode

Power is not Low power consumption 11.5 38 11.5 48

supplied to the function of the power-on
standby RAM and reset circuit is disabled*6
USB resume Low power consumption 4.9 29 4.9 39
detecting unit function of the power-on
(USB0 only) reset circuit is enabled*7
Increase current When a low CL crystal is in 1 — 1 —
by operating RTC use
When a standard CL crystal 2 — 2 —
is in use
When the RTC is When a low CL crystal is in 0.9 — 0.9 — VBATT = 2.0 V,
operating while VCC is use VCC = 0 V
not supplied (Only the 1.6 — 1.6 — VBATT = 3.3 V,
RTC and sub-clock VCC = 0 V
oscillator operate with
When a standard CL crystal 1.7 — 1.7 — VBATT = 2.0 V,
the battery backup
is in use VCC = 0 V
function)
3.3 — 3.3 — VBATT = 3.3 V,
VCC = 0 V
Inrush current on Inrush current*8 IRUSH — 70 — 70 mA
release from deep ERUSH — 1.0 — 1.0 μC
Total inrush current*8
software standby mode

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.
Note 2. Peripheral module clocks are supplied.
Note 3. ICC depends on the f (ICLK) as follows (when ICLK/PCLKA : PCLKB/PCLKC/PCLKD : BCLK : BCLK pin = 2 : 1 : 2 : 1 and
EXTAL = 12 MHz).
 D version
ICC max = 0.31 × f + 6.5 (full operation in high-speed operating mode)
ICC typ = 0.16 × f + 2.8 (normal operation in high-speed operating mode)
ICC typ = 0.1 × f + 1.0 (ICLK 1 MHz max) (low-speed operating mode 1)
ICC max = 0.15 × f + 6.5 (sleep mode)
 G version
ICC max = 0.33 × f + 9 (full operation in high-speed operating mode)
ICC typ = 0.16 × f + 2.8 (normal operation in high-speed operating mode)
ICC typ = 0.1 × f + 1.0 (ICLK 1 MHz max) (low-speed operating mode 1)
ICC max = 0.21 × f + 9 (sleep mode)
Note 4. Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control
registers A to D.
Note 5. When the peripheral module clock is stopped, the settings of the clock frequency are as follows:
ICLK = 120 MHz and PCLKA = PCLKB = PCLKC = PCLKD = FCLK = BCLK = BCLK pin = 3.75 MHz (divided by 64).

R01DS0276EJ0230 Rev.2.30 Page 157 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Note 6. When the low power consumption function is disabled, the DEEPCUT[1:0] bits are set to 01b.
Note 7. When the low power consumption function is enabled, the DEEPCUT[1:0] bits are set to 11b.
Note 8. Reference value

Table 5.6 DC Characteristics (3) (Products for products with at least 1.5 Mbytes of code flash
memory)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
D version G version
Item Symbol Unit Test Conditions
Typ. Max. Typ. Max.
Supply Full operation*2 ICC*3 — 60 — 73 mA ICLK = 120 MHz,
current*1 Normal Peripheral module clocks are supplied*4 26 — 26 — PCLKA = 120 MHz,
operation Peripheral module clocks are stopped PCLKB = 60 MHz,
13 — 13 —
PCLKC = 60 MHz,
*4, *5
PCLKD = 60 MHz,
High-speed operating mode

Core Peripheral module clocks are stopped 17 — 17 — FCLK = 60 MHz,

Mark *4, *5 BCLK = 120 MHz,
Sleep mode: Peripheral module clocks are supplied 20 38 20 52 BCLK pin = 60 MHz
*4
All module clock stop mode (reference value) 9 26 9 39
Increased by BGO Reading from the code flash 6 — 6 —
operation memory while the data flash
*8 memory is being programmed
Reading from the code flash 7 — 7 —
memory while the code flash
memory is being programmed
Increased by Trusted Secure IP operation — 12 — 12
Low-speed operating mode 1: Peripheral module clocks 1.6 — 1.6 — All clocks 1 MHz
are stopped*4
Low-speed operating mode 2: Peripheral module clocks 1.6 — 1.6 — All clocks 32.768
are stopped*4 kHz
Software standby mode 1.6 13 1.6 22.4
Power is supplied to the standby RAM and USB 15.5 70 15.5 98 μA
resume detecting unit (USB0 only)
Deep software standby mode

Power is not Low power consumption 11.5 42 11.5 54

supplied to the function of the power-on reset
standby RAM and circuit is disabled*6
USB resume Low power consumption 4.9 32 4.9 47
detecting unit function of the power-on reset
(USB0 only) circuit is enabled*7
Increase current When a low CL crystal is in 1 — 1 —
by operating RTC use
When a standard CL crystal is 2 — 2 —
in use
When the RTC is When a low CL crystal is in 0.9 — 0.9 — VBATT = 2.0 V,
operating while VCC is use VCC = 0 V
not supplied (Only the 1.6 — 1.6 — VBATT = 3.3 V,
RTC and sub-clock VCC = 0 V
oscillator operate with
When a standard CL crystal is 1.7 — 1.7 — VBATT = 2.0 V,
the battery backup
in use VCC = 0 V
function)
3.3 — 3.3 — VBATT = 3.3 V,
VCC = 0 V
Inrush current on Inrush current*9 IRUSH — 130 — 130 mA
release from deep ERUSH — 1.0 — 1.0 μC
Total inrush current*9
software standby mode

R01DS0276EJ0230 Rev.2.30 Page 158 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

ICC typ = 0.1 × f + 1.5 (ICLK 1 MHz max) (low-speed operating mode 1)
ICC max = 0.2 × f + 14 (sleep mode)
 G version
ICC max = 0.44 × f + 20 (full operation in high-speed operating mode)
ICC typ = 0.18 × f + 4 (normal operation in high-speed operating mode)
ICC typ = 0.1 × f + 1.5 (ICLK 1 MHz max) (low-speed operating mode 1)
ICC max = 0.27 × f + 20 (sleep mode)
Note 4. Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control
registers A to D.
Note 5. When the peripheral module clock is stopped, the settings of the clock frequency are as follows:
ICLK = 120 MHz and PCLKA = PCLKB = PCLKC = PCLKD = FCLK = BCLK = BCLK pin = 3.75 MHz (divided by 64).
Note 6. When the low power consumption function is disabled, the DEEPCUT[1:0] bits are set to 01b.
Note 7. When the low power consumption function is enabled, the DEEPCUT[1:0] bits are set to 11b.
Note 8. These are the increases during programming of the code flash memory after the code flash memory (limitations apply to the
combinations of address ranges of the program area and the readable area) or the data flash memory has been programmed or
erased.
Note 9. Reference value

Table 5.7 DC Characteristics (4)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
D version G version
Item Symbol Unit Test Conditions
Min. Typ. Max. Min. Typ. Max.
Analog During 12-bit A/D conversion (unit 0) AICC — 0.8 1 — 0.8 1 mA IAVCC0_AD
power
During 12-bit A/D conversion (unit 0) — 1.7 2.5 — 1.7 2.5 mA IAVCC0_AD + SH
supply
with channel dedicated sample-and-
current*1
hold circuits (3 channels)
During 12-bit A/D conversion (unit 1) — 0.6 1 — 0.6 1 mA IAVCC1_AD
During 12-bit A/D conversion (unit 1) — 0.7 1.1 — 0.7 1.1 mA IAVCC1_AD +
+ temperature sensor TEMP
During D/A Unbuffered output — 0.25 0.4 — 0.25 0.4 mA IAVCC1_DA
conversion
Buffered output — 0.75 1.1 — 0.75 1.1 mA
(per unit)
Waiting for A/D, D/A, and — 0.9 1.4 — 0.9 1.4 mA IAVCC0 +
temperature sensor conversion IAVCC1
(all units)
A/D, D/A, and temperature sensor — 1.4 6.7 — 1.4 9.0 μA IAVCC0 +
are in standby mode (all units) IAVCC1
Reference During 12-bit A/D conversion (unit 0) AIREFH — 38 60 — 38 60 μA IVREFH0
power
Waiting for 12-bit A/D conversion — 0.07 0.5 — 0.07 0.6 μA IVREFH0
supply
(unit 0)
current
12-bit A/D converter in module stop — 0.07 0.4 — 0.07 0.5 μA IVREFH0
status (unit 0)
USB Low speed USB0 ICCUSBLS — 3.7 6.5 — 3.7 6.5 mA VCC_USB
operating
Full speed USB0 ICCUSBFS — 4.2 10 — 4.2 10 mA VCC_USB
current
RAM retension voltage VRAM 2.7 — — 2.7 — — V
VCC rising gradient SrVCC 8.4 — 20000 8.4 — 20000 μs/V
VCC falling gradient*2 SfVCC 8.4 — — 8.4 — — μs/V

Note 1. The reference power supply current is included in the power supply current value for 12-bit A/D converter (unit 1) and D/A
converter.
Note 2. This applies when VBATT is used.

R01DS0276EJ0230 Rev.2.30 Page 159 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.8 Permissible Output Currents

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item Symbol Min. Typ. Max. Unit
Permissible output low current All output pins*1 Normal drive IOL — — 2.0 mA
(average value per pin)
All output pins*2 High drive IOL — — 3.8 mA
All output pins*3 High-speed interface IOL — — 7.5 mA
high-drive
Permissible output low current All output pins*1 Normal drive IOL — — 4.0 mA
(max. value per pin)
All output pins*2 High drive IOL — — 7.6 mA
All output pins*3 High-speed interface IOL — — 15 mA
high-drive
Permissible output low current (total) Total of all output pins ΣIOL — — 80 mA
Permissible output high current All output pins*1 Normal drive IOH — — –2.0 mA
(average value per pin)
All output pins*2 High drive IOH — — –3.8 mA
All output pins*3 High-speed interface IOH — — –7.5 mA
high-drive
Permissible output high current All output pins*1 Normal drive IOH — — –4.0 mA
(max. value per pin)
All output pins*2 High drive IOH — — –7.6 mA
All output pins*3 High-speed interface IOH — — –15 mA
high-drive
Permissible output high current (total) Total of all output pins ΣIOH — — –80 mA

Caution: To protect the LSI’s reliability, the output current values should not exceed the values in this table.
Note 1. This is the value when normal driving ability is set with a pin for which normal driving ability is selectable.
Note 2. This is the value when high driving ability is set with a pin for which normal driving ability is selectable or the value of the pin to
which high driving ability is fixed.
Note 3. This is the value when high-speed interface high-driving ability is set with a pin for which high-speed interface high-driving ability
is selectable.

R01DS0276EJ0230 Rev.2.30 Page 160 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.9 Thermal Resistance Value (Reference)

Item Package Symbol Max. Unit Test Conditions
Thermal resistance 176-pin LFQFP (PLQP0176KB-A) ja 48.0 °C/W JESD51-2 and
JESD51-7 compliant
144-pin LFQFP (PLQP0144KA-B) 50.9
100-pin LFQFP (PLQP0100KB-B) 52.5
64-pin LFQFP (PLQP0064KB-C) 53.7
177-pin TFLGA (PTLG0177KA-A) 36.3 JESD51-2 and
JESD51-9 compliant
176-pin LFBGA (PLBG0176GA-A) 35.4
145-pin TFLGA (PTLG0145KA-A) 34.6
100-pin TFLGA (PTLG0100JA-A) 34.1
64-pin TFBGA (PTBG0064KB-A) 35.3
176-pin LFQFP (PLQP0176KB-A) jt 1.0 °C/W JESD51-2 and
JESD51-7 compliant
144-pin LFQFP (PLQP0144KA-B) 1.5
100-pin LFQFP (PLQP0100KB-B) 1.5
64-pin LFQFP (PLQP0064KB-C) 1.5
177-pin TFLGA (PTLG0177KA-A) 0.3 JESD51-2 and
JESD51-9 compliant
176-pin LFBGA (PLBG0176GA-A) 0.3
145-pin TFLGA (PTLG0145KA-A) 0.4
100-pin TFLGA (PTLG0100JA-A) 0.4
64-pin TFBGA (PTBG0064KB-A) 0.5

Note: The values are reference values when the 4-layer board is used. Thermal resistance depends on the number of layers or size of
the board. For details, refer to the JEDEC standards.

R01DS0276EJ0230 Rev.2.30 Page 161 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.3 AC Characteristics

Table 5.10 Operating Frequency (High-Speed Operating Mode)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item Symbol Min. Typ. Max. Unit
Operating System clock (ICLK) f — — 120 MHz
frequency
Peripheral module clock (PCLKA) — — 120
Peripheral module clock (PCLKB) — — 60
Peripheral module clock (PCLKC) — — 60
Peripheral module clock (PCLKD) — — 60
Flash-IF clock (FCLK) —*1 — 60
External bus clock (BCLK) Package of 144 pins or more — — 120
100-pin package — — 60
BCLK pin output Package of 144 pins or more — — 60
100-pin package — — 30
SDRAM clock (SDCLK) Package of 144 pins or more — — 60
SDCLK pin output Package of 144 pins or more — — 60

Note 1. The FCLK must run at a frequency of at least 4 MHz when changing the flash memory contents.

Table 5.11 Operating Frequency (Low-Speed Operating Mode 1)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item Symbol Min. Typ. Max. Unit
Operating System clock (ICLK) f — — 1 MHz
frequency
Peripheral module clock (PCLKA) — — 1
Peripheral module clock (PCLKB) — — 1
Peripheral module clock (PCLKC)*1 — — 1
Peripheral module clock (PCLKD)*1 — — 1
Flash-IF clock (FCLK) — — 1
External bus clock (BCLK) Package of 144 pins or more — — 1
100-pin package — — 1
BCLK pin output Package of 144 pins or more — — 1
100-pin package — — 1
SDRAM clock (SDCLK) Package of 144 pins or more — — 1
SDCLK pin output Package of 144 pins or more — — 1

Note 1. When the 12-bit A/D converter is used, the frequency must be set to at least 1 MHz.

R01DS0276EJ0230 Rev.2.30 Page 162 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.12 Operating Frequency (Low-Speed Operating Mode 2)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item Symbol Min. Typ. Max. Unit
Operating System clock (ICLK) f 32 — 264 kHz
frequency
Peripheral module clock (PCLKA) — — 264
Peripheral module clock (PCLKB) — — 264
Peripheral module clock (PCLKC)*1 — — 264
Peripheral module clock (PCLKD)*1 — — 264
Flash-IF clock (FCLK) 32 — 264
External bus clock (BCLK) Package of 144 pins or more — — 264
100-pin package — — 264
BCLK pin output Package of 144 pins or more — — 264
100-pin package — — 264
SDRAM clock (SDCLK) Package of 144 pins or more — — 264
SDCLK pin output Package of 144 pins or more — — 264

Note 1. The 12-bit A/D converter cannot be used.

R01DS0276EJ0230 Rev.2.30 Page 163 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.3.1 Reset Timing

Table 5.13 Reset Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
RES# pulse Power-on tRESWP 1 — — ms Figure 5.1
width
Deep software standby mode tRESWD 0.6 — — ms Figure 5.2
Software standby mode, low-speed operating tRESWS 0.3 — — ms
mode 2
Programming or erasure of the code flash tRESWF 200 — — μs
memory, or programming, erasure or blank
checking of the data flash memory
Other than above tRESW 200 — — μs
Waiting time after release from the RES# pin reset tRESWT 54 — 55 tLcyc Figure 5.1
Internal reset time tRESW2 100 — 108 tLcyc
(independent watchdog timer reset, watchdog timer reset,
software reset)

VCC

RES#

tRESWP
Internal reset signal
(Low is valid)

tRESWT

Figure 5.1 Reset Input Timing at Power-On

tRESWD, tRESWS, tRESWF, tRESW

RES#

Internal reset signal

(Low is valid)

tRESWT

Figure 5.2 Reset Input Timing

R01DS0276EJ0230 Rev.2.30 Page 164 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.3.2 Clock Timing

Table 5.14 BCLK Pin Output, SDCLK Pin Output Clock Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
BCLK pin output cycle time Package of 144 pins or more tBcyc 16.6 — — ns Figure 5.3
100-pin package 33.2 — — ns
BCLK pin output high pulse width tCH 3.3 — — ns
BCLK pin output low pulse width tCL 3.3 — — ns
BCLK pin output rising time tCr — — 5 ns
BCLK pin output falling time tCf — — 5 ns
SDCLK pin output cycle time Package of 144 pins or more tBcyc 16.6 — — ns
SDCLK pin output high pulse width tCH 3.3 — — ns
SDCLK pin output low pulse width tCL 3.3 — — ns
SDCLK pin output rising time tCr — — 5 ns
SDCLK pin output falling time tCf — — 5 ns

tBcyc, tSDcyc
tCH
tCf

BCLK pin output, SDCLK pin output

tCr
tCL

Test conditions: VOH = VCC × 0.7, VOL = VCC × 0.3, C = 30 pF

Figure 5.3 BCLK Pin and SDCLK Pin Output Timing

R01DS0276EJ0230 Rev.2.30 Page 165 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.15 EXTAL Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
EXTAL external clock input cycle time tEXcyc 41.66 — — ns Figure 5.4
EXTAL external clock input frequency fEXMAIN — — 24 MHz
EXTAL external clock input high pulse width tEXH 15.83 — — ns
EXTAL external clock input low pulse width tEXL 15.83 — — ns
EXTAL external clock rising time tEXr — — 5 ns
EXTAL external clock falling time tEXf — — 5 ns

tEXcyc
tEXH tEXL

EXTAL external clock input VCC × 0.5

tEXr tEXf

Figure 5.4 EXTAL External Clock Input Timing

Table 5.16 Main Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
Main clock oscillation frequency fMAIN 8 — 24 MHz
Main clock oscillator stabilization time (crystal) tMAINOSC — — —*1 ms Figure 5.5
Main clock oscillation stabilization wait time (crystal) tMAINOSCWT — — —*2 ms

Note 1. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation
provided by the manufacturer for the oscillation stabilization time.
Note 2. The number of cycles selected by the value of the MOSCWTCR.MSTS[7:0] bits determines the main clock oscillation
stabilization wait time in accord with the formula below.
tMAINOSCWT = [(MSTS[7:0] bits × 32) + 10] / fLOCO

MOSCCR.MOSTP

tMAINOSC

Main clock oscillator output

tMAINOSCWT

OSCOVFSR.MOOVF

Main clock

Figure 5.5 Main Clock Oscillation Start Timing

R01DS0276EJ0230 Rev.2.30 Page 166 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.17 LOCO and IWDT-Dedicated Low-Speed Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
LOCO clock cycle time tLcyc 4.63 4.16 3.78 μs
LOCO clock oscillation frequency fLOCO 216 240 264 kHz
LOCO clock oscillation stabilization wait time tLOCOWT — — 44 μs Figure 5.6
IWDT-dedicated low-speed clock cycle time tILcyc 9.26 8.33 7.57 μs
IWDT-dedicated low-speed clock oscillation frequency fILOCO 108 120 132 kHz
IWDT-dedicated low-speed clock oscillation stabilization wait tILOCOWT — 142 190 μs Figure 5.7
time

LOCOCR.LCSTP

On-chip oscillator output

tLOCOWT

LOCO clock

Figure 5.6 LOCO Clock Oscillation Start Timing

ILOCOCR.ILCSTP

IWDT-dedicated on-chip
oscillator output
tILOCOWT

OSCOVFSR.ILCOVF

IWDT-dedicated
low-speed clock

Figure 5.7 IWDT-dedicated Low-Speed Clock Oscillation Start Timing

R01DS0276EJ0230 Rev.2.30 Page 167 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.18 HOCO Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item Symbol Min. Typ. Max. Unit Test Conditions
HOCO clock oscillation frequency fHOCO 15.61 16 16.39 MHz –20°C ≤ Ta ≤ 105°C
17.56 18 18.44 MHz
19.52 20 20.48 MHz
15.52 16 16.48 MHz –40°C ≤ Ta < –20°C
17.46 18 18.54 MHz
19.4 20 20.6 MHz
HOCO clock oscillation stabilization wait time tHOCOWT — 105 149 μs Figure 5.8
HOCO clock power supply stabilization time tHOCOP — — 150 μs Figure 5.9

HOCOCR.HCSTP

High-speed on-chip
oscillator output

tHOCOWT

OSCOVFSR.HCOVF

HOCO clock

Figure 5.8 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the
HOCOCR.HCSTP Bit)

HOCOPCR.HOCOPCNT

HOCOCR.HCSTP
tHOCOP

Internal power supply for

high-speed on-chip oscillator

Figure 5.9 High-Speed On-Chip Oscillator Power Supply Control Timing

R01DS0276EJ0230 Rev.2.30 Page 168 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.19 PLL Clock Timing

PLLCR2.PLLEN

PLL circuit output

tPLLWT

OSCOVFSR.PLOVF

PLL clock

Figure 5.10 PLL Clock Oscillation Start Timing

Table 5.20 Sub-Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
VBATT = 2.0 to 3.6 V, Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
Sub-clock oscillation frequency fSUB — 32.768 — kHz
Sub-clock oscillation stabilization time tSUBOSC — — *1 s Figure 5.11
Sub-clock oscillation stabilization wait time tSUBOSCWT — — *2 s

Note 1. When using a sub-clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation
provided by the manufacturer for the oscillation stabilization time.
Note 2. The number of cycles selected by the value of the SOSCWTCR.SSTS[7:0] bits determines the sub-clock oscillation stabilization
wait time in accord with the formula below.
tSUBOSCWT = [(SSTS[7:0] bits × 16384) + 10] / fLOCO

SOSCCR.SOSTP

tSUBOSC

Sub-clock oscillator output

tSUBOSCWT
OSCOVFSR.SOOVF

Sub-clock

Figure 5.11 Sub-Clock Oscillation Start Timing

R01DS0276EJ0230 Rev.2.30 Page 169 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.3.3 Timing of Recovery from Low Power Consumption Modes

Table 5.21 Timing of Recovery from Low Power Consumption Modes (1)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Max. Test
Item Symbol Min. Typ. Unit
tSBYOSCWT *2 tSBYSEQ*3 Conditions

Recovery time Crystal Main clock tSBYMC — — {(MSTS[7:0] bit × 32) 100 + 7 / fICLK + μs Figure 5.12
from software resonator oscillator + 76} / 0.216 2n / fMAIN
standby mode connected to operating
*1 main clock
Main clock tSBYPC {(MSTS[7:0] bit × 32) 100 + 7 / fICLK +
oscillator
oscillator and + 138} / 0.216 2n / fPLL
PLL circuit
operating
External clock Main clock tSBYEX 352 100 + 7 / fICLK +
input to main oscillator 2n / fEXMAIN
clock oscillator operating
Main clock tSBYPE 639 100 + 7 / fICLK +
oscillator and 2n / fPLL
PLL circuit
operating
Sub-clock oscillator operating tSBYSC {(SSTS[7:0] bit × 100 + 4 / fICLK +
16384) + 13} / 0.216 2n / fSUE
+ 10 / fFCLK
High-speed High-speed tSBYHO 454 100 + 7 / fICLK +
on-chip on-chip 2n / fHOCO
oscillator oscillator
operating operating
High-speed tSBYPH 741 100 + 7 / fICLK +
on-chip 2n / fPLL
oscillator
operating and
PLL circuit
operating
Low-speed on-chip oscillator tSBYLO 338 100 + 7 / fICLK +
operating*4 2n / fLOCO

Note 1. The time for recovery from software standby mode is determined by the value obtained by adding the oscillation stabilization
waiting time (tSBYOSCWT) and the time required for operations by the software standby release sequencer (tSBYSEQ).
Note 2. When several oscillators were running before the transition to software standby, the greatest value of the oscillation stabilization
waiting time tSBYOSCWT is selected.
Note 3. For n, the greatest value is selected from among the internal clock division settings.
Note 4. This condition applies when fICLK:fFCLK = 1:1, 2:1, or 4:1.

R01DS0276EJ0230 Rev.2.30 Page 170 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Oscillator
(System clock)
tSBYOSCWT tSBYSEQ
Oscillator
(Other than the system clock)

ICLK

IRQ
Software standby mode

tSBYMC, tSBYEX, tSBYPC, tSBYPE,

tSBYPH, tSBYSC, tSBYHO, tSBYLO

When stabilization of the system clock oscillator is slower

Oscillator
(System clock)
tSBYOSCWT tSBYSEQ

Oscillator
(Other than the system clock)

tSBYOSCWT
ICLK

IRQ

Software standby mode

tSBYMC, tSBYEX, tSBYPC, tSBYPE,

tSBYPH, tSBYSC, tSBYHO, tSBYLO

When stabilization of an oscillator other than the system clock is slower

Figure 5.12 Software Standby Mode Recovery Timing

R01DS0276EJ0230 Rev.2.30 Page 171 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.22 Timing of Recovery from Low Power Consumption Modes (2)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
Recovery time from deep software standby mode tDSBY — — 0.9 ms Figure 5.13
Wait time after recovery from deep software standby mode tDSBYWT 23 — 24 tLcyc

Oscillator

IRQ

Deep software standby reset

(Low is valid)

Internal reset
(Low is valid)

Deep software standby mode

tDSBY
tDSBYWT

Reset exception handling start

Figure 5.13 Deep Software Standby Mode Recovery Timing

R01DS0276EJ0230 Rev.2.30 Page 172 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.3.4 Control Signal Timing

Table 5.23 Control Signal Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = 8 to 60 MHz, Ta = Topr
Item Symbol Min.*1 Typ. Max. Unit Test Conditions*1
NMI pulse width tNMIW 200 — — ns tPBcyc × 2 ≤ 200 ns, Figure 5.14
tPBcyc × 2 — — ns tPBcyc × 2 > 200 ns, Figure 5.14
IRQ pulse width tIRQW 200 — — ns tPBcyc × 2 ≤ 200 ns, Figure 5.15
tPBcyc × 2 — — ns tPBcyc × 2 > 200 ns, Figure 5.15

Note 1. tPBcyc: PCLKB cycle

NMI

tNMIW

Figure 5.14 NMI Interrupt Input Timing

IRQ

tIRQW

Figure 5.15 IRQ Interrupt Input Timing

R01DS0276EJ0230 Rev.2.30 Page 173 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.3.5 Bus Timing

Table 5.24 Bus Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
ICLK = PCLKA = 8 to 120 MHz, PCLKB = BCLK = SDCLK = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF,
High-drive output is selected by the driving ability control register.
Item Symbol Min. Max. Unit Test Conditions
Address delay time tAD — 12.5 ns Figure 5.16 to
Figure 5.21
Byte control delay time tBCD — 12.5 ns
CS# delay time tCSD — 12.5 ns
ALE delay time tALED — 12.5 ns
RD# delay time tRSD — 12.5 ns
Read data setup time tRDS 12.5 — ns
Read data hold time tRDH 0 — ns
WR# delay time tWRD — 12.5 ns
Write data delay time tWDD — 12.5 ns
Write data hold time tWDH 0 — ns
WAIT# setup time tWTS 12.5 — ns Figure 5.22
WAIT# hold time tWTH 0 — ns
Address delay time 2 (SDRAM) tAD2 1 12.5 ns Figure 5.23
CS# delay time 2 (SDRAM) tCSD2 1 12.5 ns
DQM delay time (SDRAM) tDQMD 1 12.5 ns
CKE delay time (SDRAM) tCKED 1 12.5 ns
Read data setup time 2 (SDRAM) tRDS2 10 — ns
Read data hold time 2 (SDRAM) tRDH2 0 — ns
Write data delay time 2 (SDRAM) tWDD2 — 12.5 ns
Write data hold time 2 (SDRAM) tWDH2 1 — ns
WE# delay time (SDRAM) tWED 1 12.5 ns
RAS# delay time (SDRAM) tRASD 1 12.5 ns
CAS# delay time (SDRAM) tCASD 1 12.5 ns

R01DS0276EJ0230 Rev.2.30 Page 174 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Address cycle Data cycle

Ta1 Ta1 Tan
TW1 TW2 TW3 TW4 TW5 Tend Tn1 Tn2

BCLK

tAD
Address bus

tRDS tRDH
tAD tAD
Address bus/
data bus

tALED tALED
Address latch
(ALE)

tRSD tRSD
Data read
(RD#)

tCSD
tCSD
Chip select
(CS1#)

Figure 5.16 Address/Data Multiplexed Bus Read Access Timing

Address cycle Data cycle

Ta1 Ta1 Tan
TW1 TW2 TW3 TW4 TW5 Tend Tn1 Tn2 Tn3

BCLK

tAD
Address bus

tAD tAD tWDD tWDH

Address bus/
data bus

tALED tALED
Address latch
(ALE)

tWRD tWRD
Data write
(WRm#)

tCSD
tCSD
Chip select
(CS1#)

Figure 5.17 Address/Data Multiplexed Bus Write Access Timing

R01DS0276EJ0230 Rev.2.30 Page 175 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

CSRWAIT:2

RDON:1
CSROFF:2
CSON:0

TW1 TW2 Tend Tn1 Tn2

BCLK

Byte strobe mode

tAD tAD

A23 to A0

1-write strobe mode

tAD tAD

A23 to A1

tBCD tBCD

BC3# to BC0#

Common to both byte strobe mode

and 1-write strobe mode
tCSD tCSD

CS7# to CS0#

tRSD tRSD

RD# (Read)

tRDS tRDH

D31 to D0 (Read)

Figure 5.18 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized)

R01DS0276EJ0230 Rev.2.30 Page 176 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

CSWWAIT:2

WRON:1
WDON:1 *1
CSWOFF:2

CSON:0 WDOFF:1 *1

TW1 TW2 Tend Tn1 Tn2

BCLK

Byte strobe mode

tAD tAD

A23 to A0

1-write strobe mode

tAD tAD

A23 to A1

tBCD tBCD

BC3# to BC0#

Common to both byte strobe mode

and 1-write strobe mode
tCSD tCSD

CS7# to CS0#

tWRD tWRD

WR1# to WR0#, WR# (Write)

tWDD
tWDH

D31 to D0 (Write)

Note 1. Be sure to specify WDON and WDOFF as at least one cycle of BCLK.

Figure 5.19 External Bus Timing/Normal Write Cycle (Bus Clock Synchronized)

R01DS0276EJ0230 Rev.2.30 Page 177 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

CSRWAIT:2 CSPRWAIT:2 CSPRWAIT:2 CSPRWAIT:2

RDON:1 RDON:1 RDON:1 RDON:1 CSROFF:2

CSON:0
TW1 TW2 Tend Tpw1 Tpw2 Tend Tpw1 Tpw2 Tend Tpw1 Tpw2 Tend Tn1 Tn2

BCLK

Byte strobe mode

tAD tAD tAD tAD tAD

A23 to A0

1-write strobe mode tAD tAD tAD tAD tAD

A23 to A1

tBCD tBCD
BC3# to BC0#

Common to both byte strobe mode

and 1-write strobe mode
tCSD tCSD
CS7# to CS0#
tRSD tRSD tRSD tRSD tRSD tRSD tRSD tRSD

RD# (Read)

tRDS tRDH tRDS tRDH tRDS tRDH tRDS tRDH

D31 to D0 (Read)

Figure 5.20 External Bus Timing/Page Read Cycle (Bus Clock Synchronized)

CSWWAIT:2 CSPWWAIT:2 CSPWWAIT:2 CSWOFF:2

WRON:1
WRON:1 WRON:1
WDON:1 *1 WDOFF:1 *1 WDOFF:1 *1 WDOFF:1 *1
WDON:1 *1 WDON:1 *1
CSON:0 TW1 TW2 Tend Tdw1 Tpw1 Tpw2 Tend Tdw1 Tpw1 Tpw2 Tend Tn1 Tn2

BCLK

Byte strobe mode

tAD tAD tAD tAD

A23 to A0

1-write strobe mode tAD tAD tAD tAD

A23 to A1

tBCD tBCD
BC3# to BC0#

Common to both byte strobe mode

and 1-write strobe mode
tCSD tCSD
CS7# to CS0#

tWRD tWRD tWRD tWRD tWRD tWRD

WR1# to WR0#, WR# (Write)

tWDD tWDD tWDD

tWDH tWDH tWDH
D31 to D0 (Write)

Note 1. Be sure to specify WDON and WDOFF as at least one cycle of BCLK.

Figure 5.21 External Bus Timing/Page Write Cycle (Bus Clock Synchronized)

R01DS0276EJ0230 Rev.2.30 Page 178 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

CSRWAIT:3
CSWWAIT:3

TW1 TW2 TW3 (Tend) Tend Tn1 Tn2

BCLK

A23 to A0

CS7# to CS0#

RD# (Read)

WR# (Write)

External wait

tWTS tWTH tWTS tWTH

WAIT#

Figure 5.22 External Bus Timing/External Wait Control

R01DS0276EJ0230 Rev.2.30 Page 179 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

SDRAM command ACT RD PRA

SDCLK pin

tAD2 tAD2 tAD2 tAD2

A18 to A0 Row Column address

address

tAD2 tAD2 tAD2 tAD2

AP*1 PRA
command
tCSD2 tCSD2 tCSD2 tCSD2 tCSD2 tCSD2

SDCS#
tRASD tRASD tRASD tRASD

RAS#
tCASD tCASD

CAS#
tWED tWED

WE#

(High)
CKE

tDQMD

DQMn

tRDS2 tRDH2

D31 to D0

Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 5.23 SDRAM Space Single Read Bus Timing

R01DS0276EJ0230 Rev.2.30 Page 180 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

SDRAM command ACT WR PRA

SDCLK pin

tAD2 tAD2 tAD2 tAD2

A18 to A0 Row Column address

address

tAD2 tAD2 tAD2 tAD2

AP*1 PRA
command
tCSD2 tCSD2 tCSD2 tCSD2 tCSD2 tCSD2

SDCS#
tRASD tRASD tRASD tRASD

RAS#
tCASD tCASD

CAS#
tWED tWED tWED tWED

WE#

(High)
CKE

tDQMD

DQMn
tWDD2 tWDH2

D31 to D0

Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 5.24 SDRAM Space Single Write Bus Timing

R01DS0276EJ0230 Rev.2.30 Page 181 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

ACT RD RD RD RD PRA

SDCLK pin

tAD2 tAD2 tAD2 tAD2 tAD2 tAD2 tAD2 tAD2

Row C0
A18 to A0 address (column address)
C1 C2 C3

tAD2 tAD2 tAD2 tAD2 tAD2

1
AP* PRA
command

tCSD2 tCSD2 tCSD2 tCSD2 tCSD2

SDCS#

tRASD tRASD tRASD tRASD tRASD

RAS#
tCASD tCASD tCASD

CAS#
tWED tWED

WE#

(High)

CKE

tDQMD tDQMD

DQMn
tRDS2 tRDH2 tRDS2 tRDH2

D31 to D0

Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 5.25 SDRAM Space Multiple Read Bus Timing

R01DS0276EJ0230 Rev.2.30 Page 182 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

ACT WR WR WR WR PRA

SDCLK pin

tAD2 tAD2 tAD2 tAD2 tAD2 tAD2 tAD2 tAD2

Row C0
A18 to A0 address (column address)
C1 C2 C3

tAD2 tAD2 tAD2 tAD2 tAD2

AP*1 PRA
command

tCSD2 tCSD2 tCSD2 tCSD2 tCSD2

SDCS#

tRASD tRASD tRASD tRASD tRASD

RAS#
tCASD tCASD tCASD

CAS#
tWED tWED

WE#

(High)

CKE

tDQMD tDQMD

DQMn
tWDD2 tWDH2 tWDD2 tWDH2

D31 to D0

Note 1. Address pins for output of the precharge-setting command

(Precharge-sel) for SDRAM.

Figure 5.26 SDRAM Space Multiple Write Bus Timing

R01DS0276EJ0230 Rev.2.30 Page 183 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

ACT RD RD RD RD PRA ACT RD RD RD RD PRA

SDRAM command

SDCLK pin

t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2

A18 to A0 Row
address
C0
(column address 0) C1 C2 C3 R1 C4 C5 C6 C7

t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2 t AD2

AP*1 PRA
command
PRA
command

t CSD2 t CSD2 t CSD2 t CSD2 t CSD2 t CSD2 t CSD2 t CSD2

SDCS#

t RASD t RASD t RASD t RASD t RASD t RASD t RASD t RASD

RAS#
t CASD t CASD t CASD t CASD

CAS#
t WED t WED t WED t WED

WE#

(High)

CKE
tDQMD

DQMn

t RDS2 t RDH2 t RDS2 t RDH2 t RDS2 t RDH2 t RDS2 t RDH2

D31 to D0

Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 5.27 SDRAM Space Multiple Read Line Stride Bus Timing

R01DS0276EJ0230 Rev.2.30 Page 184 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

MRS
SDRAM command
SDCLK pin

t AD2 t AD2

A18 to A0

t AD2 t AD2

AP*1

t CSD2 t CSD2

SDCS#
t RASD t RASD

RAS#
t CASD t CASD

CAS#
t WED t WED

WE#

(High)

CKE

DQMn

(Hi-Z)

D31 to D0

Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 5.28 SDRAM Space Mode Register Set Bus Timing

R01DS0276EJ0230 Rev.2.30 Page 185 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

SDRAM command Ts (RFA) (RFS) (RFX) (RFA)

SDCLK pin

t AD2 t AD2

A18 to A0

t AD2 t AD2

AP*1

t CSD2 t CSD2 t CSD2 t CSD2 t CSD2 t CSD2 t CSD2

SDCS#

t RASD t RASD t RASD t RASD t RASD t RASD t RASD

RAS#
t CASD t CASD t CASD t CASD t CASD t CASD t CASD

CAS#

(High)

WE#
t CKED t CKED

CKE

t DQMD t DQMD

DQMn

(Hi-Z)
D31 to D0

Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 5.29 SDRAM Space Self-Refresh Bus Timing

R01DS0276EJ0230 Rev.2.30 Page 186 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.3.6 EXDMAC Timing

Table 5.25 EXDMAC Timing

BCLK pin

tEDRQS tEDRQH

EDREQ0,
EDREQ1

Figure 5.30 EDREQ0 and EDREQ1 Input Timing

BCLK pin

tEDACD tEDACD

EDACK0,
EDACK1

Figure 5.31 EDACK0 and EDACK1 Single-Address Transfer Timing (for a CS Area)

R01DS0276EJ0230 Rev.2.30 Page 187 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

BCLK pin

tEDACD tEDACD

EDACK0,
EDACK1

Figure 5.32 EDACK0 and EDACK1 Single-Address Transfer Timing (for SDRAM)

R01DS0276EJ0230 Rev.2.30 Page 188 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.3.7 Timing of On-Chip Peripheral Modules

Table 5.26 I/O Port Timing

Note 1. tPBcyc: PCLKB cycle

PCLKB

Port

tPRW

Figure 5.33 I/O Port Input Timing

R01DS0276EJ0230 Rev.2.30 Page 189 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.27 TPU Timing

Note 1. tPBcyc: PCLKB cycle

PCLKB

Input capture
input
tTICW

Figure 5.34 TPU Input Capture Input Timing

PCLKB

TCLKA to
TCLKD

tTCKWL tTCKWH

Figure 5.35 TPU Clock Input Timing

R01DS0276EJ0230 Rev.2.30 Page 190 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.28 TMR Timing

Note 1. tPBcyc: PCLKB cycle

PCLKB

TMCI0 to TMCI3

tTMCWL tTMCWH

Figure 5.36 TMR Clock Input Timing

Table 5.29 CMTW Timing

Note 1. tPBcyc: PCLKB cycle

PCLKB

Input capture
input
tCMTWICW

Figure 5.37 CMTW Input Capture Input Timing

R01DS0276EJ0230 Rev.2.30 Page 191 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.30 MTU3 Timing

Note 1. tPAcyc: PCLKA cycle

PCLKA

Input capture
input
tMTICW

Figure 5.38 MTU3 Input Capture Input Timing

PCLKA

MTCLKA to
MTCLKD

tMTCKWL tMTCKWH

Figure 5.39 MTU3 Clock Input Timing

R01DS0276EJ0230 Rev.2.30 Page 192 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.31 POE3 Timing

Note 1. tPBcyc: PCLKB cycle

PCLKB

POEn# input

tPOEW

Figure 5.40 POE# Input Timing

R01DS0276EJ0230 Rev.2.30 Page 193 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.32 A/D Converter Trigger Timing

Note 1. tPBcyc: PCLKB cycle

PCLKB

ADTRG0#,
ADTRG1#

tTRGW

Figure 5.41 A/D Converter Trigger Input Timing

Table 5.33 CAC Timing

Note 1. tPBcyc: PCLKB cycle

Note 2. tcac: CAC count clock source cycle

R01DS0276EJ0230 Rev.2.30 Page 194 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.34 SCIg, SCIh, and SCIi Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF,
High-drive output is selected by the driving ability control register.
Test
Item Symbol Min. Max. Unit*1
Conditions
SCIg, SCIh Input clock cycle Asynchronous tScyc 4 — tPBcyc Figure 5.42
Clock 6 —
synchronous
Input clock pulse width tSCKW 0.4 0.6 tScyc
Input clock rise time tSCKr — 5 ns
Input clock fall time tSCKf — 5 ns
Output clock cycle Asynchronous*2 tScyc 8 — tPBcyc
Clock 4 —
synchronous
Output clock pulse width tSCKW 0.4 0.6 tScyc
Output clock rise time tSCKr — 5 ns
Output clock fall time tSCKf — 5 ns
Transmit data delay time Clock tTXD — 28 ns Figure 5.43
synchronous
Receive data setup time Clock tRXS 15 — ns
synchronous
Receive data hold time Clock tRXH 5 — ns
synchronous
SCIi Input clock cycle Asynchronous tScyc 4 — tPAcyc Figure 5.42
Clock 12 —
synchronous
Input clock pulse width tSCKW 0.4 0.6 tScyc
Input clock rise time tSCKr — 5 ns
Input clock fall time tSCKf — 5 ns
Output clock cycle Asynchronous*2 tScyc 8 — tPAcyc
Clock 8 —
synchronous
Output clock pulse width tSCKW 0.4 0.6 tScyc
Output clock rise time tSCKr — 5 ns
Output clock fall time tSCKf — 5 ns
Transmit data delay time Master tTXD — 15 ns Figure 5.43
Slave — 28
Receive data setup time Clock tRXS 20 — ns
synchronous
Receive data hold time Clock tRXH 5 —
synchronous

Note 1. tPBcyc: PCLKB cycle; tPAcyc: PCLKA cycle

Note 2. When the SEMR.ABCS and SEMR.BGDM bits are set to 1

R01DS0276EJ0230 Rev.2.30 Page 195 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

tSCKW tSCKr tSCKf

SCKn
(n = 0 to 12)

tScyc

Figure 5.42 SCK Clock Input Timing

SCKn

tTXD

TxDn

tRXS tRXH

RxDn

n = 0 to 12

Figure 5.43 SCI Input/Output Timing: Clock Synchronous Mode

R01DS0276EJ0230 Rev.2.30 Page 196 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.35 RSPI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF,
High-drive output is selected by the driving ability control register.
Test
Item Symbol Min.*1 Max.*1 Unit*1
Conditions*2
RSPI RSPCK clock cycle Master tSPcyc 2 4096 tPAcyc Figure 5.44
Slave 4 4096
RSPCK clock high pulse Master tSPCKWH (tSPcyc – tSPCKr — ns
width – tSPCKf) / 2 – 3
Slave (tSPcyc – tSPCKr —
– tSPCKf) / 2
RSPCK clock low pulse Master tSPCKWL (tSPcyc – tSPCKr — ns
width – tSPCKf) / 2 – 3
Slave (tSPcyc – tSPCKr —
– tSPCKf) / 2
RSPCK clock rise/fall time Output tSPCKr, — 5 ns
tSPCKf
Input — 1 μs
Data input setup time Master tSU 6 — ns Figure 5.45 to
Figure 5.50
Slave 8.3 —
Data input hold time Master PCLKA divi- tHF 0 — ns
sion ratio set to
1/2
PCLKA divi- tH tPAcyc —
sion ratio set to
a value other
than 1/2
Slave 8.3 —
SSL setup time Master tLEAD 1 8 tSPcyc
Slave 6 — tPAcyc
SSL hold time Master tLAG 1 8 tSPcyc
Slave 6 — tPAcyc
Data output delay time Master tOD — 6.3 ns
Slave — 28
Data output hold time Master tOH 0 — ns
Slave 0 —
Successive transmission Master tTD tSPcyc + 2 × tPAcyc 8 × tSPcyc ns
delay time + 2 × tPAcyc
Slave 6 × tPAcyc —
MOSI and MISO Output tDr, tDf — 5 ns
rise/fall time
Input — 1 μs
SSL Output tSSLr, — 5 ns
rise/fall time tSSLf
Input — 1 μs
Slave access time tSA — 2 × tPAcyc ns Figure 5.49,
+ 28 Figure 5.50
Slave output release time tREL — 2 × tPAcyc ns
+ 28

Note 1. tPAcyc: PCLKA cycle

Note 2. When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group. All RSPI AC timings are measured in combination with the pins in the same group.

R01DS0276EJ0230 Rev.2.30 Page 197 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.36 Simple SPI Timing

Note 1. tPAcyc: PCLKA cycle, tPBcyc: PCLKB cycle

tSPCKWH tSPCKr tSPCKf

RSPI Simple SPI
VOH VOH VOH VOH
RSPCKA SCKn
master select master select VOL VOL VOL
output output
tSPCKWL
tSPcyc

tSPCKWH tSPCKr tSPCKf

VIH VIH VIH VIH

RSPCKA SCKn
slave select input slave select input VIL VIL VIL
tSPCKWL
(n = 0 to 12) tSPcyc

VOH = 0.7 × VCC, VOL = 0.3 × VCC, VIH = 0.7 × VCC, VIL = 0.3 × VCC

Figure 5.44 RSPI Clock Timing and Simple SPI Clock Timing

R01DS0276EJ0230 Rev.2.30 Page 198 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

RSPI Simple SPI

tTD
SSLA0 to
SSLA3
output
tLEAD tLAG
tSSLr, tSSLf
RSPCKA SCKn
CPOL = 0 CKPOL = 0
output output

RSPCKA SCKn
CPOL = 1 CKPOL = 1
output output
tSU tH

MISOA SMISOn
MSB IN DATA LSB IN MSB IN
input input

tDr, tDf tOH tOD

MOSIA SMOSIn
MSB OUT DATA LSB OUT IDLE MSB OUT
output output

(n = 0 to 12)

Figure 5.45 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to a Value Other
Than 1/2) and Simple SPI Timing (Master, CKPH = 1)

RSPI
tTD
SSLA0 to
SSLA3
output
tLEAD tLAG
tSSLr, tSSLf
RSPCKA
CPOL = 0
output

RSPCKA
CPOL = 1
output
tSU tHF tHF

MISOA
MSB IN DATA LSB IN MSB IN
input

tDr, tDf tOH tOD

MOSIA
MSB OUT DATA LSB OUT IDLE MSB OUT
output

Figure 5.46 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to 1/2)

R01DS0276EJ0230 Rev.2.30 Page 199 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

RSPI Simple SPI

tTD
SSLA0 to
SSLA3
output
tLEAD tLAG
tSSLr, tSSLf
RSPCKA SCKn
CPOL = 0 CKPOL = 1
output output

RSPCKA SCKn
CPOL = 1 CKPOL = 0
output output
tSU tH

MISOA SMISOn
MSB IN DATA LSB IN MSB IN
input input

tOH tOD tDr, tDf

MOSIA SMOSIn
MSB OUT DATA LSB OUT IDLE MSB OUT
output output

(n = 0 to 12)

Figure 5.47 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to a Value Other
Than 1/2) and Simple SPI Timing (Master, CKPH = 0)

RSPI
tTD
SSLA0 to
SSLA3
output
tLEAD tLAG
tSSLr, tSSLf
RSPCKA
CPOL = 0
output

RSPCKA
CPOL = 1
output
tSU tHF tH

MISOA
MSB IN DATA LSB IN MSB IN
input

tOH tOD tDr, tDf

MOSIA
MSB OUT DATA LSB OUT IDLE MSB OUT
output

Figure 5.48 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to 1/2)

R01DS0276EJ0230 Rev.2.30 Page 200 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

RSPI Simple SPI

tTD
SSLA0 SSn#
input input
tLEAD tLAG

RSPCKA SCKn
CPOL = 0 CKPOL = 0
input input

RSPCKA SCKn
CPOL = 1 CKPOL = 1
input input
tSA tOH tOD tREL

MISOA SMISOn
MSB OUT DATA LSB OUT MSB IN MSB OUT
output output

tSU tH tDr, tDf

MOSIA SMOSIn
MSB IN DATA LSB IN MSB IN
input input

(n = 0 to 12)

Figure 5.49 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1)

RSPI Simple SPI

tTD

SSLA0 SSn#
input input
tLEAD tLAG

RSPCKA SCKn
CPOL = 0 CKPOL = 1
input input

RSPCKA SCKn
CPOL = 1 CKPOL = 0
input input
tSA tOH tOD tREL

MISOA SMISOn LSB OUT

(Last data) MSB OUT DATA LSB OUT MSB OUT
output output

tSU tH tDr, tDf

MOSIA SMOSIn
MSB IN DATA LSB IN MSB IN
input input

(n = 0 to 12)

Figure 5.50 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0)

R01DS0276EJ0230 Rev.2.30 Page 201 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.37 QSPI Timing

Note 1. tPBcyc: PCLKB cycle

Note 2. When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group. All QSPI AC timings are measured in combination with the pins in the same group.
Note 3. In the G-version products, the AC characteristics are measured by setting the drive capacity control register 2 corresponding the
QSPCLK pin as a high-speed interface high-drive output.

QSPCLK
output

tQScyc

Figure 5.51 QSPI Clock Timing

tTD

QSSL
output

tLEAD tLAG
QSPCLK
CPOL = 0
output

QSPCLK
CPOL = 1
output
tSU tIH

QMI,
QIO0 to QIO3 MSB IN DATA LSB IN
input
tOH tOD

QMO,
QIO0 to QIO3 MSB OUT DATA LSB OUT IDLE
output

Figure 5.52 Transmit/Receive Timing (CPHA = 0)

R01DS0276EJ0230 Rev.2.30 Page 202 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

tTD

QSSL
output

tLEAD tLAG
QSPCLK
CPOL = 0
output

QSPCLK
CPOL = 1
output
tSU tIH

QMI,
QIO0 to QIO3 MSB IN DATA LSB IN
input
tOH tOD

QMO,
QIO0 to QIO3 MSB OUT DATA LSB OUT IDLE
output

Figure 5.53 Transmit/Receive Timing (CPHA = 1)

R01DS0276EJ0230 Rev.2.30 Page 203 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.38 RIIC Timing (1)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
High-drive output is selected by the driving ability control register.
Test
Item Symbol Min.*1, *2 Max. Unit
Conditions
RIIC SCL input cycle time tSCL 6(12) × tIICcyc + 1300 — ns Figure 5.54
(Standard-mode,
SCL input high pulse width tSCLH 3(6) × tIICcyc + 300 — ns
SMBus)
ICFER.FMPE = 0 SCL input low pulse width tSCLL 3(6) × tIICcyc + 300 — ns
SCL, SDA input rise time tSr — 1000 ns
SCL, SDA input fall time tSf — 300 ns
SCL, SDA input spike pulse removal time tSP 0 1(4) × tIICcyc ns
SDA input bus free time tBUF 3(6) × tIICcyc + 300 — ns
Start condition input hold time tSTAH tIICcyc + 300 — ns
Restart condition input setup time tSTAS 1000 — ns
Stop condition input setup time tSTOS 1000 — ns
Data input setup time tSDAS tIICcyc + 50 — ns
Data input hold time tSDAH 0 — ns
SCL, SDA capacitive load Cb — 400 pF
RIIC SCL input cycle time tSCL 6(12) × tIICcyc + 600 — ns
(Fast-mode)
SCL input high pulse width tSCLH 3(6) × tIICcyc + 300 — ns
ICFER.FMPE = 0
SCL input low pulse width tSCLL 3(6) × tIICcyc + 300 — ns
SCL, SDA input rise time tSr 20 × (External pull-up 300 ns
voltage/5.5V)
SCL, SDA input fall time tSf 20 × (External pull-up 300 ns
voltage/5.5V)
SCL, SDA input spike pulse removal time tSP 0 1(4) × tIICcyc ns
SDA input bus free time tBUF 3(6) × tIICcyc + 300 — ns
Start condition input hold time tSTAH tIICcyc + 300 — ns
Restart condition input setup time tSTAS 300 — ns
Stop condition input setup time tSTOS 300 — ns
Data input setup time tSDAS tIICcyc + 50 — ns
Data input hold time tSDAH 0 — ns
SCL, SDA capacitive load Cb — 400 pF

Note: tIICcyc: RIIC internal reference clock (IIC) cycle

Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by
the setting ICFER.NFE = 1.
Note 2. Cb is the total capacitance of the bus lines.

R01DS0276EJ0230 Rev.2.30 Page 204 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.39 RIIC Timing (2)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
High-drive output is selected by the driving ability control register.
Test
Item Symbol Min.*1, *2 Max. Unit
Conditions
RIIC SCL input cycle time tSCL 6(12) × tIICcyc + 240 — ns Figure 5.54
(Fast-mode+)
SCL input high pulse width tSCLH 3(6) × tIICcyc + 120 — ns
ICFER.FMPE = 1
SCL input low pulse width tSCLL 3(6) × tIICcyc + 120 — ns
SCL, SDA input rise time tSr — 120 ns
SCL, SDA input fall time tSf — 120 ns
SCL, SDA input spike pulse removal time tSP 0 1(4) × tIICcyc ns
SDA input bus free time tBUF 3(6) × tIICcyc + 120 — ns
Start condition input hold time tSTAH tIICcyc + 120 — ns
Restart condition input setup time tSTAS 120 — ns
Stop condition input setup time tSTOS 120 — ns
Data input setup time tSDAS tIICcyc + 20 — ns
Data input hold time tSDAH 0 — ns
SCL, SDA capacitive load Cb — 550 pF
Simple IIC SDA input rise time tSr — 1000 ns
(Standard-mode)
SDA input fall time tSf — 300 ns
SDA input spike pulse removal time tSP 0 4 × tPBcyc ns
Data input setup time tSDAS 250 — ns
Data input hold time tSDAH 0 — ns
SCL, SDA capacitive load Cb — 400 pF
Simple IIC SCL, SDA input rise time tSr — 300 ns
(Fast-mode)
SCL, SDA input fall time tSf — 300 ns
SCL, SDA input spike pulse removal time tSP 0 4 × tPBcyc ns
Data input setup time tSDAS 100 — ns
Data input hold time tSDAH 0 — ns
SCL, SDA capacitive load Cb — 400 pF

Note: tIICcyc: RIIC internal reference clock (IIC) cycle, tPBcyc: PCLKB cycle
Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by
the setting ICFER.NFE = 1.
Note 2. Cb is the total capacitance of the bus lines.

R01DS0276EJ0230 Rev.2.30 Page 205 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

VIH
SDA0 to SDA2
VIL

tBUF
tSCLH
tSTAH tSTAS tSP tSTOS

SCL0 to SCL2

P1 S1 Sr1 P1

tSCLL
tSf tSr tSDAS
tSCL
tSDAH
Test conditions
Note 1. S, P, and Sr indicate the following conditions.
S: Start condition VIH = VCC × 0.7, VIL = VCC × 0.3
VOL = 0.6 V, IOL = 6 mA (ICFER.FMPE = 0)
P: Stop condition
Sr: Restart condition VOL = 0.4 V, IOL = 15 mA (ICFER.FMPE = 1)

Figure 5.54 RIIC Bus Interface Input/Output Timing and Simple IIC Bus Interface Input/Output
Timing

R01DS0276EJ0230 Rev.2.30 Page 206 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.40 MMC Host Interface Timing

Note 1. tPBcyc: PCLKB cycle

Note 2. When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group. All MMC AC timings are measured in combination with the pins in the same group.

tMMCPP
tMMCWL tMMCWH

MMC_CLK

tMMCHL tMMCLH

tMMCISU tMMCIH

MMC_CMD,
MMC_D7 to MMC_D0 input

MMC_CMD,
MMC_D7 to MMC_D0 output

tMMCODLY (max) tMMCODLY (min)

Figure 5.55 MMC Interface

R01DS0276EJ0230 Rev.2.30 Page 207 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.41 ETHERC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF,
High-drive output is selected by the driving ability control register.
Test
Item Symbol Min. Max. Unit
Conditions
ETHERC REF50CK cycle time Tck 20 — ns Figure 5.56 to
(RMII) Figure 5.58
REF50CK frequency Typ. 50 MHz — — 50 + 100 ppm MHz
REF50CK duty — 35 65 %
REF50CK rise/fall time Tckr/ckf 0.5 3.5 ns
RMII0_xxxx*1 output delay time Tco 2.5 15.0 ns
RMII0_xxxx*2 setup time Tsu 3 — ns
RMII0_xxxx*2 hold time Thd 1 — ns
RMII0_xxxx*1, *2 rise/fall time Tr/Tf 0.5 5 ns
ET0_WOL output delay time tWOLd 1 23.5 ns Figure 5.60
ETHERC ET0_TX_CLK cycle time tTcyc 40 — ns —
(MII)
ET0_TX_EN output delay time tTENd 1 20 ns Figure 5.61
ET0_ETXD0 to ET0_ETXD3 output delay time tMTDd 1 20 ns
ET0_CRS setup time tCRSs 10 — ns
ET0_CRS hold time tCRSh 10 — ns
ET0_COL setup time tCOLs 10 — ns Figure 5.62
ET0_COL hold time tCOLh 10 — ns
ET0_RX_CLK cycle time tTRcyc 40 — ns —
ET0_RX_DV setup time tRDVs 10 — ns Figure 5.63
ET0_RX_DV hold time tRDVh 10 — ns
ET0_ERXD0 to ET0_ERXD3 setup time tMRDs 10 — ns
ET0_ERXD0 to ET0_ERXD3 hold time tMRDh 10 — ns
ET0_RX_ER setup time tRERs 10 — ns Figure 5.64
ET0_RX_ER hold time tRERh 10 — ns
ET0_WOL output delay time tWOLd 1 23.5 ns Figure 5.65

Note 1. RMII0_TXD_EN, RMII0_TXD1, RMII0_TXD0

Note 2. RMII0_CRS_DV, RMII0_RXD1, RMII0_RXD0, RMII0_RX_ER

R01DS0276EJ0230 Rev.2.30 Page 208 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Tck

90% Tckr
REF50CK 50%
Tckf
10%

Tco Tsu Thd

Tr Tf
70%
*1 Change Change
RMII0_xxxx 50% Change in
in signal Signal Signal in signal
signal level
level level
30%

Note 1. RMII0_TXD_EN, RMII0_TXD1, RMII0_TXD0, RMII0_CRS_DV, RMII0_RXD1, RMII0_RXD0, RMII0_RX_ER

Figure 5.56 Timing with the REF50CK and RMII Signals

TCK

REF50CK

TCO

RMII0_TXD_EN

TCO

RMII0_TXD1,
Preamble SFD DATA CRC
RMII0_TXD0

Figure 5.57 RMII Transmission Timing

REF50CK

Tsu Thd

RMII0_CRS_DV
Thd
Tsu

RMII0_RXD1,
Preamble DATA CRC
RMII0_RXD0

SFD
RMII0_RX_ER
L

Figure 5.58 RMII Reception Timing (Normal Operation)

R01DS0276EJ0230 Rev.2.30 Page 209 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

REF50CK

RMII0_CRS_DV

RMII0_RXD1,
Preamble SFD DATA xxxx
RMII0_RXD0
Thd
Tsu

RMII0_RX_ER

Figure 5.59 RMII Reception Timing (Error Occurrence)

REF50CK

tWOLd

ET0_WOL

Figure 5.60 WOL Output Timing (RMII)

ET0_TX_CLK
tTENd

ET0_TX_EN

tMTDd

ET0_ETXD[3:0] Preamble SFD DATA CRC

ET0_TX_ER
tCRSs tCRSh

ET0_CRS

ET0_COL

Figure 5.61 MII Transmission Timing (Normal Operation)

R01DS0276EJ0230 Rev.2.30 Page 210 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

ET0_TX_CLK

ET0_TX_EN

ET0_ETXD[3:0] Preamble JAM

ET0_TX_ER

ET0_CRS tCOLs tCOLh

ET0_COL

Figure 5.62 MII Transmission Timing (Conflict Occurrence)

ET0_RX_CLK

tRDVs tRDVh

ET0_RX_DV
tMRDh
tMRDs

ET0_ERXD[3:0] Preamble SFD DATA CRC

ET0_RX_ER

Figure 5.63 MII Reception Timing (Normal Operation)

ET0_RX_CLK

ET0_RX_DV

ET0_ERXD[3:0] Preamble SFD DATA xxxx

tRERh
tRERs

ET0_RX_ER

Figure 5.64 MII Reception Timing (Error Occurrence)

R01DS0276EJ0230 Rev.2.30 Page 211 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

ET0_RX_CLK

tWOLd

ET0_WOL

Figure 5.65 WOL Output Timing (MII)

R01DS0276EJ0230 Rev.2.30 Page 212 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.42 PDC Timing

Note 1. tPBcyc: PCLKB cycle

tPIXcyc

tPIXH tPIXf

PIXCLK input

tPIXr
tPIXL

Figure 5.66 PDC Input Clock Timing

tPCKcyc

tPCKH tPCKf

PCKO pin output

tPCKr
tPCKL

Figure 5.67 PDC Output Clock Timing

R01DS0276EJ0230 Rev.2.30 Page 213 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

PIXCLK

tSYNCS tSYNCH
VSYNC

tSYNCS tSYNCH
HSYNC

tPIXDS tPIXDH
PIXD7 to PIXD0

Figure 5.68 PDC AC Timing

Table 5.43 GLCDC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr
Item Symbol Min. Typ. Max. Unit Test Conditions
LCD_EXTCLK Input clock frequency tEcyc — — 30*1 MHz Figure 5.69
LCD_EXTCLK Input clock Low pulse width tWL 0.45 — 0.55 tEcyc
LCD_EXTCLK Input clock High pulse width tWH 0.45 — 0.55
LCD_CLK Output clock frequency tLcyc — — 30*1 MHz Figure 5.70
LCD_CLK Output clock Low pulse width tLOL 0.4 — 0.6 tLcyc
LCD_CLK Output clock High pulse width tLOH 0.4 — 0.6 tLcyc
LCD data output Delay timing tDD –3.5*2 — 4*2 ns Figure 5.71

Note 1. Parallel RGB888,666,565: Max. 27 MHz

Serial RGB888: Max. 30 MHz (4x speed)
Note 2. When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group. All GLCDC AC timings are measured in combination with the pins in the same
group.
If we use group “-A” and “-B” combination, “LCD data output Delay timing (tDD)” is Min = –5.0 ns, Max = 5.5 ns.

tDcyc, tEcyc
tWH tWL

VIH VIH
1/2 Vcc
VIL VIL
LCD_EXTCLK

Figure 5.69 LCD_EXTCLK Clock Input Timing

R01DS0276EJ0230 Rev.2.30 Page 214 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

tLcyc

tLOL tLOH

LCD_CLK

tLOF tLOR

Figure 5.70 LCD_CLK Clock Output Timing

LCD_CLK

tDD

Output on
falling edge
LCD_DATA23 to
LCD_DATA0, tDD
LCD_TCON3 to
LCD_TCON0 Output on
rising edge

Figure 5.71 LCD Output Data Timing

R01DS0276EJ0230 Rev.2.30 Page 215 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.44 SDHI Timing

Note 1. In the G-version products, the AC characteristics are measured by setting the drive capacity control register 2 corresponding the
SDHI_CLK-C pin as a high-speed interface high-drive output.
Note 2. When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group. All SDHI AC timings are measured in combination with the pins in the same group.

tPP(SD)
tWL(SD) tWH(SD)

VIH VIH VIH

SDHI_CLK output 50% VCC 50% VCC
VIL VIL VIL
tTHL(SD) tTLH(SD)

tISU(SD) tIH(SD)

SDHI_CMD, SDHI_D3 to SDHI_D0 input

tODLY(SD)
tODLY(SD)

SDHI_CMD, SDHI_D3 to SDHI_D0 output

Figure 5.72 SD Host Interface Input/Output Signal Timing

R01DS0276EJ0230 Rev.2.30 Page 216 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.45 SDSI Timing

Note 1. When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group. All SDSI AC timings are measured in combination with the pins in the same group.

tPP(SDSI)
tWL(SDSI) tWH(SDSI)

VIH VIH VIH

SDSI_CLK input 50% VCC
VIL VIL VIL
tTHL(SDSI) tTLH(SDSI)

tISU(SDSI) tIH(SDSI)

SDSI_CMD, SDSI_D3 to SDSI_D0 input

Figure 5.73 SD Slave Interface Input Signal Timing

VIH
SDSI_CLK input
VIL

tODLY(SDSI) tODLY(SDSI)

SDSI_CMD, SDSI_D3 to SDSI_D0 output

Figure 5.74 SD Slave Interface Output Signal Timing (Default Speed Mode)

R01DS0276EJ0230 Rev.2.30 Page 217 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

SDSI_CLK input 50% VCC 50% VCC

tODLY(SDSI) tODLY(SDSI)

SDSI_CMD, SDSI_D3 to SDSI_D0 output

Figure 5.75 SD Slave Interface Output Signal Timing (High Speed Mode)

R01DS0276EJ0230 Rev.2.30 Page 218 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.4 USB Characteristics

Table 5.46 On-Chip USB Low Speed (Host Only) Characteristics (DP and DM Pin Characteristics)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 3.0 to 3.6 V, 3.0 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
UCLK = 48 MHz,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr
Item Symbol Min. Typ. Max. Unit Test Conditions
Input Input high level voltage VIH 2.0 — — V
characteristics
Input low level voltage VIL — — 0.8 V
Differential input sensitivity VDI 0.2 — — V | DP – DM |
Differential common mode range VCM 0.8 — 2.5 V
Output Output high level voltage VOH 2.8 — 3.6 V IOH = –200 μA
characteristics
Output low level voltage VOL 0.0 — 0.3 V IOL = 2 mA
Cross-over voltage VCRS 1.3 — 2.0 V Figure 5.76
Rise time tLR 75 — 300 ns
Fall time tLF 75 — 300 ns
Rise/fall time ratio tLR / tLF 80 — 125 % tLR/ tLF
Pull-down DP/DM pull-down resistance Rpd 14.25 — 24.80 kΩ
characteristics (when the host controller function is
selected)

VCRS 90% 90%

DP, DM 10% 10%

tLR tLF

Figure 5.76 DP and DM Output Timing (Low Speed)

Observation
point
dp 27

200 pF to
600 pF 3.6 V

1.5 k
dm 27

200 pF to
600 pF

Figure 5.77 Test Circuit (Low Speed)

R01DS0276EJ0230 Rev.2.30 Page 219 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.47 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 3.0 to 3.6 V, 3.0 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
UCLK = 48 MHz,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr
Item Symbol Min. Typ. Max. Unit Test Conditions
Input Input high level voltage VIH 2.0 — — V
characteristics
Input low level voltage VIL — — 0.8 V
Differential input sensitivity VDI 0.2 — — V | DP – DM |
Differential common mode range VCM 0.8 — 2.5 V
Output Output high level voltage VOH 2.8 — 3.6 V IOH = –200 μA
characteristics
Output low level voltage VOL 0.0 — 0.3 V IOL = 2 mA
Cross-over voltage VCRS 1.3 — 2.0 V Figure 5.78
Rise time tFR 4 — 20 ns
Fall time tFF 4 — 20 ns
Rise/fall time ratio tFR / tFF 90 — 111.11 % tFR/ tFF
Output resistance ZDRV 28 — 44 Ω Rs = 27 Ω included
Pull-up and DP pull-up resistance Rpu 0.900 — 1.575 kΩ Idle state
pull-down (when the function controller
1.425 — 3.090 kΩ At transmission and reception
characteristics function is selected)
DP/DM pull-down resistance Rpd 14.25 — 24.80 kΩ
(when the host controller function
is selected)

VCRS 90% 90%

DP, DM 10% 10%

tFR tFF

Figure 5.78 DP and DM Output Timing (Full-Speed)

Observation
point
dp 27

50 pF

dm 27

50 pF

Figure 5.79 Test Circuit (Full-Speed)

R01DS0276EJ0230 Rev.2.30 Page 220 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.5 A/D Conversion Characteristics

Table 5.48 12-Bit A/D (Unit 0) Conversion Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = PCLKC = 1 MHz to 60 MHz, Ta = Topr,
Source impedance = 1.0 kΩ
Item Min. Typ. Max. Unit Test Conditions
Resolution 8 — 12 Bit
Analog input capacitance — — 30 pF
Channel-dedicated Conversion time*1 1.06 — — μs  Sampling of channel-
sample-and-hold (Operation at PCLKC = 60 MHz) (0.4 + 0.25) dedicated sample-and-
circuits in use *2 hold circuits in 24 states
(AN000 to AN002)  Sampling in 15 states
Offset error — ±1.5 ±3.5 LSB AN000 to AN002 = 0.25 V
Full-scale error — ±1.5 ±3.5 LSB AN000 to AN002 = VREFH0
– 0.25 V
Quantization error — ±0.5 — LSB
Absolute accuracy — ±3.0 ±5.5 LSB
DNL differential nonlinearity error — ±1.0 ±2.0 LSB
INL integral nonlinearity error — ±1.5 ±3.0 LSB
Holding characteristics of sample-and- — — 20 μs
hold circuits
Dynamic range 0.25 — VREFH0 V
– 0.25
Channel-dedicated Conversion time*1 0.48 — — μs Sampling in 16 states
sample-and-hold (Operation at PCLKC = 60 MHz) (0.267)*2
circuits not in use
Offset error — ±1.0 ±2.5 LSB
(AN000 to AN007)
Full-scale error — ±1.0 ±2.5 LSB
Quantization error — ±0.5 — LSB
Absolute accuracy — ±2.5 ±4.5 LSB
DNL differential nonlinearity error — ±0.5 ±1.5 LSB
INL integral nonlinearity error — ±1.0 ±2.5 LSB

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds
during A/D conversion, values may not fall within the above ranges.
Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states
is indicated.
Note 2. The value in parentheses indicates the sampling time.

R01DS0276EJ0230 Rev.2.30 Page 221 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.49 12-Bit A/D (Unit 1) Conversion Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = PCLKD = 1 MHz to 60 MHz, Ta = Topr,
Source impedance = 1.0 kΩ
Item Min. Typ. Max. Unit Test Conditions
Resolution 8 — 12 Bit
Conversion time*1 0.88 — — μs Sampling in 38 states
(Operation at PCLKD = 60 MHz) (0.633)*2 (ADSAM.SAM = 1)
Conversion time*1 1 — — μs Sampling in 15 states
(Operation at PCLKD = 30 MHz) (0.500)*2 (ADSAM.SAM = 1)
Analog input capacitance — — 30 pF
Offset error — ±2.0 ±3.5 LSB
Full-scale error — ±2.0 ±3.5 LSB
Quantization error — ±0.5 — LSB
Absolute accuracy — ±4.0 ±6.0 LSB
DNL differential nonlinearity error — ±1.5 ±4.0 LSB
(Operation at PCLKD = 60 MHz)
DNL differential nonlinearity error — ±1.5 ±2.5 LSB
(Operation at PCLKD = 30 MHz)
INL integral nonlinearity error — ±2.0 ±4.0 LSB
(Operation at PCLKD = 60 MHz)
INL integral nonlinearity error — ±2.0 ±3.5 LSB
(Operation at PCLKD = 30 MHz)

Table 5.50 A/D Internal Reference Voltage Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = PCLKD = 60 MHz, Ta = Topr
Test
Item Min. Typ. Max. Unit
Conditions
A/D internal reference voltage 1.13 1.18 1.23 V

R01DS0276EJ0230 Rev.2.30 Page 222 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.6 D/A Conversion Characteristics

Table 5.51 D/A Conversion Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item Symbol Min. Typ. Max. Unit Test Conditions
Resolution — 12 12 12 Bit
Unbuffered output Absolute accuracy — — — ±6.0 LSB 2-MΩ resistive load
10-bit conversion
Differential nonlinearity error DNL — ±1.0 ±2.0 LSB 2-MΩ resistive load
Output resistance RO — 8.6 — kΩ
Setting time tS — — 3 μs 20-pF capacitive load
Buffered output Load resistance RL 5 — — kΩ
Load capacitance CL — — 50 pF
Output voltage VO 0.2 — AVCC1 – V
0.2
Differential nonlinearity error DNL — ±1.0 ±2.0 LSB
Integral nonlinearity error INL — ±2.0 ±4.0 LSB
Setting time tS — — 4 μs

5.7 Temperature Sensor Characteristics

Table 5.52 Temperature Sensor Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item Min. Typ. Max. Unit Test Conditions
Relative accuracy — ±1 — °C
Temperature slope — 4 — mV/°C
Output voltage (at 25°C) — 1.21 — V
Temperature sensor start time — — 30 μs
Sampling time*1 4.15 — — μs

Note 1. Set the S12AD1.ADSSTRT register such that the sampling time of the 12-bit A/D converter satisfies this specification.

R01DS0276EJ0230 Rev.2.30 Page 223 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.8 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 5.53 Power-on Reset Circuit and Voltage Detection Circuit Characteristics
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
Voltage detection Power-on Low power consumption VPOR 2.5 2.6 2.7 V Figure 5.80
level reset (POR) function disabled*1
Low power consumption 1.8 2.25 2.7
function enabled*2
Voltage detection circuit (LVD0) Vdet0_1 2.84 2.94 3.04 Figure 5.81
Vdet0_2 2.77 2.87 2.97
Vdet0_3 2.70 2.80 2.90
Voltage detection circuit (LVD1) Vdet1_1 2.89 2.99 3.09 Figure 5.82
Vdet1_2 2.82 2.92 3.02
Vdet1_3 2.75 2.85 2.95
Voltage detection circuit (LVD2) Vdet2_1 2.89 2.99 3.09 Figure 5.83
Vdet2_2 2.82 2.92 3.02
Vdet2_3 2.75 2.85 2.95
Internal reset time Power-on reset time tPOR — 4.6 — ms Figure 5.80
LVD0 reset time tLVD0 — 0.70 — Figure 5.81
LVD1 reset time tLVD1 — 0.57 — Figure 5.82
LVD2 reset time tLVD2 — 0.57 — Figure 5.83
Minimum VCC down time tVOFF 200 — — μs Figure 5.80,
Figure 5.81
Response delay time tdet — — 200 μs Figure 5.80 to
Figure 5.83
LVD operation stabilization time (after LVD is enabled) Td(E-A) — — 10 μs Figure 5.82,
Figure 5.83
Hysteresis width (LVD1 and LVD2) V LVH — 70 — mV

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels VPOR, Vdet1,
and Vdet2 for the POR/ LVD.
Note 1. The low power consumption function is disabled and DEEPCUT[1:0] = 00b or 01b.
Note 2. The low power consumption function is enabled and DEEPCUT[1:0] = 11b.

tVOFF

VPOR
VCC

Internal reset signal

(Low is valid)

tdet tPOR tdet tdet tPOR

Figure 5.80 Power-on Reset Timing

R01DS0276EJ0230 Rev.2.30 Page 224 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

tVOFF

VCC Vdet0

Internal reset signal

(Low is valid)
tdet tdet tLVD0

Figure 5.81 Voltage Detection Circuit Timing (Vdet0)

tVOFF

VCC Vdet1 VLVH

LVD1E

Td(E-A)
LVD1
Comparator output

LVD1CMPE

LVD1MON
Internal reset signal
(Low is valid)
When LVD1RN = L

tdet tdet tLVD1

When LVD1RN = H

tLVD1

Figure 5.82 Voltage Detection Circuit Timing (Vdet1)

R01DS0276EJ0230 Rev.2.30 Page 225 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

tVOFF

VCC Vdet2 VLVH

LVD2E

Td(E-A)
LVD2
Comparator output

LVD2CMPE

LVD2MON
Internal reset signal
(Low is valid)
When LVD2RN = L

tdet tdet tLVD2

When LVD2RN = H

tLVD2

Figure 5.83 Voltage Detection Circuit Timing (Vdet2)

R01DS0276EJ0230 Rev.2.30 Page 226 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.9 Oscillation Stop Detection Timing

Table 5.54 Oscillation Stop Detection Circuit Characteristics

Main clock or
PLL clock
tdr
OSTDSR.OSTDF

LOCO clock

ICLK

Figure 5.84 Oscillation Stop Detection Timing

R01DS0276EJ0230 Rev.2.30 Page 227 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.10 Battery Backup Function Characteristics

Table 5.55 Battery Backup Function Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
VBATT = 2.0 to 3.6 V, Ta = Topr
Test
Item Symbol Min. Typ. Max. Unit
Conditions
Voltage level for switching to battery backup VDETBATT 2.50 2.60 2.70 V Figure 5.85
Lower-limit VBATT voltage for power supply switching due to VBATTSW 2.70 — —
VCC voltage drop
VCC-off period for starting power supply switching tVOFFBATT 200 — — μs

Note: The VCC-off period for starting power supply switching indicates the period in which VCC is below the minimum value of the
voltage level for switching to battery backup (VDETBATT).

tVOFFBATT
VCC voltage
guaranteed range
VCC VDETBATT

VBATTSW VBATT voltage

VBATT VBATT guaranteed range
Switching prohibited VBATT
Switching prohibited

Backup power
VCC supply VBATT supply VCC supply
area

Note. The VBATT voltage when the supplied power source switches from Vcc to VBATT should not be lower than VBATTSW,
the lower-limit VBATT voltage for switching between power supplies due to a drop in the VCC voltage.

Figure 5.85 Battery Backup Function Characteristics

R01DS0276EJ0230 Rev.2.30 Page 228 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.11 Flash Memory Characteristics

Table 5.56 Code Flash Memory Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Temperature range for programming/erasure: Ta = Topr
FCLK = 4 MHz FCLK = 15 MHz 20 MHz ≤ FCLK ≤ 60 MHz
Item Symbol Unit
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max.
Programming time 128 bytes tP128 — 0.75 13.2 — 0.38 6.6 — 0.34 6 ms
NPEC ≤ 100 times
8 Kbytes tP8K — 49 176 — 25 88 — 22 80 ms
32 Kbytes tP32K — 194 704 — 97 352 — 88 320 ms
Programming time 128 bytes tP128 — 0.91 15.8 — 0.46 8 — 0.41 7.2 ms
NPEC > 100 times
8 Kbytes tP8K — 60 212 — 30 106 — 27 96 ms
32 Kbytes tP32K — 234 848 — 117 424 — 106 384 ms
Erasure time 8 Kbytes tE8K — 78 216 — 48 132 — 43 120 ms
NPEC ≤ 100 times
32 Kbytes tE32K — 283 864 — 173 528 — 157 480 ms
Erasure time 8 Kbytes tE8K — 94 260 — 58 158 — 52 144 ms
NPEC > 100 times
32 Kbytes tE32K — 341 1040 — 208 632 — 189 576 ms
Reprogramming/erasure cycle*1 NPEC 10000 — — 10000 — — 10000 — — Times
*2 *2 *2
Suspend delay time during tSPD — — 264 — — 132 — — 120 μs
programming
First suspend delay time during tSESD1 — — 216 — — 132 — — 120 μs
erasing
(in suspend priority mode)
Second suspend delay time tSESD2 — — 1.7 — — 1.7 — — 1.7 ms
during erasure
(in suspend priority mode)
Suspend delay time during tSEED — — 1.7 — — 1.7 — — 1.7 ms
erasure
(in erasure priority mode)
Forced stop command tFD — — 32 — — 22 — — 20 μs
Data hold time*3 tDRP 10 — — 10 — — 10 — — Year

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 1000),
erasing can be performed n times for each block. For instance, when 128-byte programming is performed 64 times for different
addresses in 8-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However,
programming the same address for several times as one erasing is not enabled (overwriting is prohibited).
Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming (guaranteed range is from 1 to the
value of the minimum value).
Note 3. This shows the characteristics when reprogramming is performed within the specified range, including the minimum value.

R01DS0276EJ0230 Rev.2.30 Page 229 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

Table 5.57 Data Flash Memory Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Temperature range for programming/erasure: Ta = Topr
FCLK = 4 MHz FCLK = 15 MHz 20 MHz ≤ FCLK ≤ 60 MHz
Item Symbol Unit
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max.
Programming time 4 bytes tDP4 — 0.36 3.8 — 0.18 1.9 — 0.16 1.7 ms
Erasure time 64 bytes tDP64 — 3.1 18 — 1.9 11 — 1.7 10 ms
128 bytes tDP128 — 4.7 27 — 2.9 16 — 2.6 15 ms
256 bytes tDP256 — 8.9 50 — 5.4 31 — 4.9 28 ms
Blank check time 4 bytes tDBC4 — — 84 — — 33 — — 30 μs
64 bytes tDBC64 — — 280 — — 110 — — 100 μs
2 Kbytes tDBC2K — — 6160 — — 2420 — — 2200 μs
Reprogramming/erasure cycle*1 NDPEC 100000 — — 100000 — — 100000 — — Times
*2 *2 *2
Suspend delay time during tDSPD — — 264 — — 132 — — 120 μs
programming
First suspend 64 bytes — — — 216 — — 132 — — 120 μs
delay time during
128 bytes — — — 216 — — 132 — — 120 μs
erasure
(in suspend prior- 256 bytes — — — 216 — — 132 — — 120 μs
ity mode)
Second suspend 64 bytes — — — 300 — — 300 — — 300 μs
delay time during
128 bytes — — — 390 — — 390 — — 390 μs
erasure
(in suspend prior- 256 bytes — — — 570 — — 570 — — 570 μs
ity mode)
Suspend delay 64 bytes — — — 300 — — 300 — — 300 μs
time during erasing
128 bytes — — — 390 — — 390 — — 390 μs
(in suspend prior-
ity mode) 256 bytes — — — 570 — — 570 — — 570 μs
Forced stop command tFD — — 32 — — 22 — — 20 μs
Data hold time*3 tDDRP 10 — — 10 — — 10 — — Year

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 100000),
erasing can be performed n times for each block. For instance, when 4-byte programming is performed 512 times for different
addresses in 2-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However,
programming the same address for several times as one erasing is not enabled (overwriting is prohibited).
Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming (guaranteed range is from 1 to the
value of the minimum value).
Note 3. This shows the characteristics when reprogramming is performed within the specified range, including the minimum value.

R01DS0276EJ0230 Rev.2.30 Page 230 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

• Suspension during programming

FCU command Program Suspend

tSPD

FSTATR.FRDY Ready Not Ready Ready

Programming pulse Programming

• Suspension during erasure in suspend priority mode

FCU command Erase Suspend Resume Suspend

tSESD1 tSESD2

FSTATR.FRDY Ready Not Ready Ready Not Ready

Erasure pulse Erasing Erasing

• Suspension during erasure in erasure priority mode

FCU command Erase Suspend

tSEED

FSTATR.FRDY Ready Not Ready Ready

Erasure pulse Erasing

Figure 5.86 Flash Memory Programming/Erasure Suspension Timing

R01DS0276EJ0230 Rev.2.30 Page 231 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

5.12 Boundary Scan

Table 5.58 Boundary Scan Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr,
Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF,
High-drive output is selected by the driving ability control register.
Test
Item Symbol Min. Typ. Max. Unit
Conditions
TCK clock cycle time tTCKcyc 100 — — ns Figure 5.87
TCK clock high pulse width tTCKH 45 — — ns
TCK clock low pulse width tTCKL 45 — — ns
TCK clock rise time tTCKr — — 5 ns
TCK clock fall time tTCKf — — 5 ns
TRST# pulse width tTRSTW 20 — — tTCKcyc Figure 5.88
TMS setup time tTMSS 20 — — ns Figure 5.89
TMS hold time tTMSH 20 — — ns
TDI setup time tTDIS 20 — — ns
TDI hold time tTDIH 20 — — ns
TDO data delay time tTDOD — — 40 ns

tTCKcyc

tTCKH

tTCKf
TCK

tTCKL tTCKr

Figure 5.87 Boundary Scan TCK Timing

TCK

RES#

TRST#

tTRSTW

Figure 5.88 Boundary Scan TRST# Timing

R01DS0276EJ0230 Rev.2.30 Page 232 of 246

Jun 20, 2019
RX65N Group, RX651 Group 5. Electrical Characteristics

TCK

tTMSS tTMSH

TMS

tTDIS tTDIH

TDI

tTDOD

TDO

Figure 5.89 Boundary Scan Input/Output Timing

R01DS0276EJ0230 Rev.2.30 Page 233 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in “Packages” on Renesas
Electronics Corporation website.

JEITA Package Code RENESAS Code Previous Code MASS[Typ.]

P-TFLGA177-8x8-0.50 PTLG0177KA-A 177F0E-A 0.2g

φ b1
φ × M S AB
w S B

φb
D w S A φ × M S AB
ZD e
A A

e
P
N
M
L
K
B
J
E

H
G
F
E
D
C
B
A

ZE
Reference Dimension in Millimeters
x4 y S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Symbol
Min Nom Max
v D
Index mark
S
8.0
(Laser mark) E 8.0
v 0.15
w 0.20
A 1.05
e 0.5
b 0.21 0.25 0.29
b1 0.29 0.34 0.39
x 0.08
y 0.08
ZD 0.5
ZE 0.5

Figure A 177-Pin TFLGA (PTLG0177KA-A)

R01DS0276EJ0230 Rev.2.30 Page 234 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

Figure B 176-Pin LFBGA (PLBG0176GA-A)

R01DS0276EJ0230 Rev.2.30 Page 235 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

JEITA Package Code RENESAS Code Previous Code MASS[Typ.]

P-LFQFP176-24x24-0.50 PLQP0176KB-A 176P6Q-A/FP-176E/FP-176EV 1.8g

HD
*1
D

132 89

133 88

NOTE)
1. DIMENSIONS "*1" AND "*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT
INCLUDE TRIM OFFSET.
bp
b1

c
HE
E
*2
Reference Dimension in Millimeters
Terminal cross section
Symbol
Min Nom Max
D 23.9 24.0 24.1
E 23.9 24.0 24.1
A2 1.4
HD 25.8 26.0 26.2
176
HE 25.8 26.0 26.2
ZE

45
A 1.7
A1 0.05 0.1 0.15
1 44
bp 0.15 0.20 0.25

A2
Index mark
A

c
ZD F b1 0.18
S c 0.09 0.145 0.20

θ
A1 c1 0.125
L
θ 0° 8°
L1
y S *3
bp
e 0.5
e
x M x 0.08
Detail F y 0.10
ZD 1.25
ZE 1.25
L 0.35 0.5 0.65
L1 1.0

Figure C 176-Pin LFQFP (PLQP0176KB-A)

R01DS0276EJ0230 Rev.2.30 Page 236 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

JEITA Package Code RENESAS Code Previous Code MASS[Typ.]

P-TFLGA145-7x7-0.50 PTLG0145KA-A 145F0G 0.1g

φb1
φ M S AB
w S B

φb
D φ M S AB
w S A
ZD e
A
A

e
M
L
K
J
H B
E

G
F
E
D
C
B
A

ZE
1 2 3 4 5 6 7 8 9 10 11 12 13 Reference Dimension in Millimeters
x4 y S Symbol
v
Min Nom Max
Index mark D 7.0
S
(Laser mark)
E 7.0
v 0.15
w 0.20
A 1.05
e 0.5
b 0.21 0.25 0.29
b1 0.29 0.34 0.39
x 0.08
y 0.08
ZD 0.5
ZE 0.5

Figure D 145-Pin TFLGA (PTLG0145KA-A)

R01DS0276EJ0230 Rev.2.30 Page 237 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

Figure E 144-Pin LFQFP (PLQP0144KA-B)

R01DS0276EJ0230 Rev.2.30 Page 238 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

JEITA Package Code RENESAS Code Previous Code MASS[Typ.]

P-TFLGA100-7x7-0.65 PTLG0100JA-A 100F0G 0.1g

φ b1
φ× M S AB
w S B

φb
D
w S A φ× M S AB

A ZD e
A

e
K

G
B
F
E

A
Reference Dimension in Millimeters

ZE
Symbol
1 2 3 4 5 6 7 8 9 10 Min Nom Max
×4 y S
v D 7.0
Index mark Index mark
(Laser mark)
S E 7.0
v 0.15
w 0.20
A 1.05
e 0.65
b 0.31 0.35 0.39
b1 0.385 0.435 0.485
x 0.08
y 0.10
ZD 0.575
ZE 0.575

Figure F 100-Pin TFLGA (PTLG0100JA-A)

R01DS0276EJ0230 Rev.2.30 Page 239 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

Figure G 100-Pin LFQFP (PLQP0100KB-B)

R01DS0276EJ0230 Rev.2.30 Page 240 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

Figure H 64-Pin TFBGA (PTBG0064KB-A)

R01DS0276EJ0230 Rev.2.30 Page 241 of 246

Jun 20, 2019
RX65N Group, RX651 Group Appendix 1. Package Dimensions

Figure I 64-Pin LFQFP (PLQP0064KB-C)

R01DS0276EJ0230 Rev.2.30 Page 242 of 246

Jun 20, 2019
REVISION HISTORY

RX65N Group, RX651 Group REVISION HISTORY

REVISION HISTORY RX65N Group, RX651 Group Datasheet

Classifications
- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

Description
Rev. Date Classification
Page Summary
1.00 Aug 24, 2016 — First edition, issued
2.10 Oct 02, 2017 — Products with at least 1.5 Mbytes of code flash memory added
The conventional products indicated as “products with 1 Mbyte of code
flash memory or less”
1. Overview
6, 9 Table 1.1 Outline of Specifications (5/9), Note added TN-RX*-A164B/E
8 Table 1.1 Outline of Specifications (8/9) TN-RX*-A165A/E
Description of the 12-bit D/A converter (R12DA) changed
4. I/O Registers
131 Table 4.1 List of I/O Registers (Address Order) (46 / 61), changed TN-RX*-A176A/E
5. Electrical Characteristics
147 Table 5.1 Absolute Maximum Rating, changed
150 Table 5.5 DC Characteristics (3) (Products with 1 Mbyte of code flash TN-RX*-A164B/E
memory or less), changed
152 Table 5.7 DC Characteristics (4), changed TN-RX*-A164B/E
TN-RX*-A176A/E
153 Table 5.9 Heat Resistance Value (Reference), added
162 Table 5.21 Timing of Recovery from Low Power Consumption Modes (1), TN-RX*-A176A/E
changed
189 Table 5.35 RSPI Timing, changed
212 Table 5.49 D/A Conversion Characteristics, changed TN-RX*-A165A/E
218 Table 5.54 Code Flash Memory Characteristics, changed
219 Table 5.55 Data Flash Memory Characteristics, changed
2.30 Jun 20, 2019 — 64-pin Package Products added
Terms unified:
pull-up MOS → pull-up resistors
pull-down MOS → pull-down resistors
1. Overview
14 to 22 Table 1.3 List of Products, changed TN-RX*-A204A/E
30 Table 1.4 Pin Functions (6/8), changed TN-RX*-A0211A/E
47 to 49 Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA), TN-RX*-A182A/E
changed
52 Table 1.6 List of Pin and Pin Functions (176-Pin LFQFP), changed
4. I/O Registers
136 to 138 Table 4.1 List of I/O Registers (Address Order), changed TN-RX*-A0211A/E
5. Electrical Characteristics
157 Table 5.5 DC Characteristics (3) (Products with 1 Mbyte of code flash TN-RX*-A0211A/E
memory or less), changed
158, 159 Table 5.6 DC Characteristics (3) (Products for products with at least 1.5
Mbytes of code flash memory), changed
159 Table 5.7 DC Characteristics (4), changed
161 Table 5.9 Thermal Resistance Value (Reference), changed TN-RX*-A182A/E
164 Table 5.13 Reset Timing, Unit changed TN-RX*-A202A/E
206 Figure 5.54 RIIC Bus Interface Input/Output Timing and Simple IIC Bus
Interface Input/Output Timing, changed
216 Table 5.44 SDHI Timing, added TN-RX*-A196A/E
Figure 5.72 SD Host Interface Input/Output Signal Timing, added
217, 218 Table 5.45 SDSI Timing, added
Figure 5.73 SD Slave Interface Input Signal Timing to
Figure 5.75 SD Slave Interface Output Signal Timing (High Speed Mode),
added
221 Table 5.48 12-Bit A/D (Unit 0) Conversion Characteristics, changed TN-RX*-A182A/E

R01DS0276EJ0230 Rev.2.30 Page 243 of 246

Jun 20, 2019
RX65N Group, RX651 Group REVISION HISTORY

Description
Rev. Date Classification
Page Summary
2.30 Jun 20, 2019 230 Table 5.57 Data Flash Memory Characteristics, changed (64-bytes and 2-
Kbytes blank check time added)

All trademarks and registered trademarks are the property of their respective owners.

R01DS0276EJ0230 Rev.2.30 Page 244 of 246

Jun 20, 2019
General Precautions in the Handling of Microprocessing Unit and Microcontroller
Unit Products
The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the
products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps
must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be
adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.
Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and
measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor
devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
2. Processing at power-on
The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of
register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset
pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins
in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the
level at which resetting is specified.
3. Input of signal during power-off state
Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O
pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal
elements. Follow the guideline for input signal during power-off state as described in your product documentation.
4. Handling of unused pins
Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are
generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of
the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal
become possible.
5. Clock signals
After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program
execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator
during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal
produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin
Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL
(Max.) and VIH (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the
input level is fixed, and also in the transition period when the input level passes through the area between VIL (Max.) and VIH (Min.).
7. Prohibition of access to reserved addresses
Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these
addresses as the correct operation of the LSI is not guaranteed.
8. Differences between products
Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems.
The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms
of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values,
operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-
evaluation test for the given product.
Notice
1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for
the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by
you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or
arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application
examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by
you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the
product’s quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic
equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are
not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause
serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all
liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or
other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the
reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation
characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified
ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a
certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas
Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury
or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to
redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult
and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and
sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics
products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable
laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws
or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or
transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third
party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

SALES OFFICES http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics Corporation

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351
Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327
Renesas Electronics (China) Co., Ltd.
Room 101-T01, Floor 1, Building 7, Yard No. 7, 8th Street, Shangdi, Haidian District, Beijing 100085, China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679
Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai 200333, China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999
Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022
Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670
Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300
Renesas Electronics Malaysia Sdn.Bhd.
Unit No 3A-1 Level 3A Tower 8 UOA Business Park, No 1 Jalan Pengaturcara U1/51A, Seksyen U1, 40150 Shah Alam, Selangor, Malaysia
Tel: +60-3-5022-1288, Fax: +60-3-5022-1290
Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700
Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338

Colophon 8.0

R01ds0343ej0120 rx72n
No ratings yet
R01ds0343ej0120 rx72n
179 pages
R01ds0173ej0120 rx64m-3075716
No ratings yet
R01ds0173ej0120 rx64m-3075716
163 pages
RX66T MCU Datasheet: 32-bit, 160MHz
No ratings yet
RX66T MCU Datasheet: 32-bit, 160MHz
201 pages
RX71M MCU Datasheet
No ratings yet
RX71M MCU Datasheet
232 pages
R01ds0060ej0160 rx630
No ratings yet
R01ds0060ej0160 rx630
156 pages
Renesas rx62n
No ratings yet
Renesas rx62n
150 pages
B 810 A 176 D
No ratings yet
B 810 A 176 D
165 pages
R01ds0261ej0120 rx231
No ratings yet
R01ds0261ej0120 rx231
170 pages
Main Ic Renesis Master Datasheet PDF
No ratings yet
Main Ic Renesis Master Datasheet PDF
223 pages
R01ds0430ej0100 rx261-3532979
No ratings yet
R01ds0430ej0100 rx261-3532979
143 pages
R5F562TAADFH
No ratings yet
R5F562TAADFH
94 pages
REN R01ds0129ej0110 Rx21a DST
No ratings yet
REN R01ds0129ej0110 Rx21a DST
132 pages
R01ds0248ej0110 rx23t
No ratings yet
R01ds0248ej0110 rx23t
98 pages
RX111
No ratings yet
RX111
127 pages
32117S
No ratings yet
32117S
110 pages
MPXS2005VLQ80
No ratings yet
MPXS2005VLQ80
119 pages
R5f51303adfk RX130
No ratings yet
R5f51303adfk RX130
116 pages
REN R01ds0429ej0100-Rzv2h DST 20231224
No ratings yet
REN R01ds0429ej0100-Rzv2h DST 20231224
21 pages
R5F364AEDFA
No ratings yet
R5F364AEDFA
85 pages
R7FS5D97E2A01CBG Renesas
No ratings yet
R7FS5D97E2A01CBG Renesas
116 pages
Stm32f446ret6 PDF
No ratings yet
Stm32f446ret6 PDF
202 pages
Datasheet RA6M3 MCU
No ratings yet
Datasheet RA6M3 MCU
116 pages
R01ds0303eu0130 Synergy s5d9
No ratings yet
R01ds0303eu0130 Synergy s5d9
116 pages
S32K3xx Data Sheet
No ratings yet
S32K3xx Data Sheet
146 pages
Info Uir5f3650tnfa
No ratings yet
Info Uir5f3650tnfa
115 pages
Am 3351
No ratings yet
Am 3351
252 pages
Am3358 PDF
No ratings yet
Am3358 PDF
252 pages
AM263Px Sitara™ Microcontrollers With Optional Flash-in-Package
No ratings yet
AM263Px Sitara™ Microcontrollers With Optional Flash-in-Package
168 pages
MPC5643L
No ratings yet
MPC5643L
136 pages
S7G2 Microcontroller Group: Renesas Synergy™ Platform
No ratings yet
S7G2 Microcontroller Group: Renesas Synergy™ Platform
116 pages
Am 2434
No ratings yet
Am 2434
285 pages
SPC560P54L5 STMicroelectronics
No ratings yet
SPC560P54L5 STMicroelectronics
105 pages
Am 625
No ratings yet
Am 625
260 pages
R5F364A6NFA Renesas
No ratings yet
R5F364A6NFA Renesas
92 pages
PDF STR710RZ
No ratings yet
PDF STR710RZ
80 pages
PIC24FJ256GB110
No ratings yet
PIC24FJ256GB110
352 pages
STR71xF: ARM7TDMI™ 32-Bit MCU With Flash, USB, CAN 5 Timers, ADC, 10 Communications Interfaces
No ratings yet
STR71xF: ARM7TDMI™ 32-Bit MCU With Flash, USB, CAN 5 Timers, ADC, 10 Communications Interfaces
78 pages
rl78g24 Datasheet Rev110
No ratings yet
rl78g24 Datasheet Rev110
206 pages
Sam E70/s70/v70/v71
No ratings yet
Sam E70/s70/v70/v71
1,943 pages
MPC5674F PDF
No ratings yet
MPC5674F PDF
133 pages
stm32f205rb Datasheet PDF
No ratings yet
stm32f205rb Datasheet PDF
184 pages
APM32F103xB E Version Datasheet V1.1
No ratings yet
APM32F103xB E Version Datasheet V1.1
79 pages
Dspic33Fj32Gp302/304, Dspic33Fj64Gpx02/X04, and Dspic33Fj128Gpx02/X04 Data Sheet
No ratings yet
Dspic33Fj32Gp302/304, Dspic33Fj64Gpx02/X04, and Dspic33Fj128Gpx02/X04 Data Sheet
402 pages
STR71xF Datasheet
No ratings yet
STR71xF Datasheet
50 pages
STM32F105R8 STM32F105R8T6TR STM32F105R8T6 STM32F105RB To STM32F107VCT6TR
No ratings yet
STM32F105R8 STM32F105R8T6TR STM32F105R8T6 STM32F105RB To STM32F107VCT6TR
105 pages
STM32 F105 XX STM32 F107 XX
No ratings yet
STM32 F105 XX STM32 F107 XX
104 pages
Am 3352
No ratings yet
Am 3352
246 pages
Sprs 717 J
No ratings yet
Sprs 717 J
253 pages
R01ds0358ej0120 Ra6m3
No ratings yet
R01ds0358ej0120 Ra6m3
115 pages
STM 32 F 107 VC
No ratings yet
STM 32 F 107 VC
108 pages
CD00251732 PDF
No ratings yet
CD00251732 PDF
88 pages
STM 32 F 205 RB
No ratings yet
STM 32 F 205 RB
183 pages
LPC54605 NXP PDF
No ratings yet
LPC54605 NXP PDF
170 pages
STM 32 H 743 VI
No ratings yet
STM 32 H 743 VI
357 pages
ACG Research - Business Case For Data Center Network Consolidation
No ratings yet
ACG Research - Business Case For Data Center Network Consolidation
8 pages
Microsoft Win32 Internet Functions: Purpose and Background
No ratings yet
Microsoft Win32 Internet Functions: Purpose and Background
92 pages
Emerging Programming Platform - 1714377981374
No ratings yet
Emerging Programming Platform - 1714377981374
7 pages
SQL Server 2022 Datasheet Final
No ratings yet
SQL Server 2022 Datasheet Final
3 pages
Emacs Guide for CS61B Students
100% (1)
Emacs Guide for CS61B Students
3 pages
DBMS Guide for Computer Students
No ratings yet
DBMS Guide for Computer Students
56 pages
How To Convert Files To Binary Format
67% (3)
How To Convert Files To Binary Format
1 page
AIX VIOS DiskAndAdapterQueueTuningV1.2
No ratings yet
AIX VIOS DiskAndAdapterQueueTuningV1.2
46 pages
4 - Script Files and Functions
No ratings yet
4 - Script Files and Functions
15 pages
0301 Nomani
No ratings yet
0301 Nomani
65 pages
ASUS M50S/X55S Block Diagram
No ratings yet
ASUS M50S/X55S Block Diagram
96 pages
IT Manager & ERP Expert Profile
No ratings yet
IT Manager & ERP Expert Profile
3 pages
Space & Time Complexity
No ratings yet
Space & Time Complexity
3 pages
User-Manual X-Series X350-X550 (EN) 212188 PDF
No ratings yet
User-Manual X-Series X350-X550 (EN) 212188 PDF
53 pages
Airshow Project Report
No ratings yet
Airshow Project Report
42 pages
Features: 8M-Bit (8M X 1) Cmos Serial Flash Eeprom
No ratings yet
Features: 8M-Bit (8M X 1) Cmos Serial Flash Eeprom
24 pages
Veritas DLO 9.5 Software Compatibility Listv2.2
No ratings yet
Veritas DLO 9.5 Software Compatibility Listv2.2
6 pages
2go Classmate Quick Start
No ratings yet
2go Classmate Quick Start
2 pages
ES9822PRO DS v0.3
No ratings yet
ES9822PRO DS v0.3
126 pages
Linux Programming: Dear Students
No ratings yet
Linux Programming: Dear Students
2 pages
Java 15
No ratings yet
Java 15
27 pages
Waste Facility Control System
No ratings yet
Waste Facility Control System
1 page
Meu Piano e Divertido Vol II Iniciacao Ao Piano Alice G Botelho
No ratings yet
Meu Piano e Divertido Vol II Iniciacao Ao Piano Alice G Botelho
84 pages
AOPEN Preliminary Specsheet ME57
No ratings yet
AOPEN Preliminary Specsheet ME57
2 pages
Sokkia GCX2
100% (1)
Sokkia GCX2
4 pages
Acer Predator Helios 300
No ratings yet
Acer Predator Helios 300
9 pages
Documentation Ubuntu Com To Latest
No ratings yet
Documentation Ubuntu Com To Latest
738 pages
Readers and Identifiers
No ratings yet
Readers and Identifiers
74 pages
Notes
No ratings yet
Notes
138 pages
Embedded Systems Course Guide
No ratings yet
Embedded Systems Course Guide
1 page