 TSM104/A

QUAD OPERATIONAL AMPLIFIER AND

PROGRAMMABLE VOLTAGE REFERENCE

.
OPERATIONAL AMPLIFIERS
LOW SUPPLY CURRENT : 375µA/op.

.. (@ VCC = 5V)
LOW INPUT BIAS CURRENT : 20nA

. MEDIUM SPEED : 0.9MHz

LOW INPUT OFFSET VOLTAGE : 0.5mV typ

. for TSM104A
WIDE POWER SUPPLY RANGE : ±1.5V to
±15V
N
DIP16
(Plastic Package)

.
VOLTAGE REFERENCE
ADJUSTABLE OUTPUT VOLTAGE :

.. Vref to 36V
0.4% AND 1% VOLTAGE PRECISION

. SINK CURRENT CAPABILITY : 1 to 100mA

TYPICAL OUTPUT IMPEDANCE : 0.2Ω D
SO16
(Plastic Micropac

DESCRIPTION
The TSM104 is a monolithic IC that includes four ORDER CODES
op-amps and an adjustable shunt voltage refer-
Package
ence. This device is offering space and cost saving Part number Temperature Range
in many applications like power supply manage- N D
ment or data acquisition systems. TSM104I/AI -40oC, +105oC • •

PIN CONNECTIONS

Output 1 1 16 Output 4

Inverting Input 1 Inverting Input

2 15

Non-inve rting Input 1 Non-inve rting Input 4

3 14

V + 13 V -
CC 4 CC

Non-inve rting Input 2 Non-inve rting Input 3

5 12

Inverting Input 2 Inverting Input 3

6 11

Output 2 7 10 Output 3

Adjust 8 9 Cathode

February1999 1/9
TSM104/A

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit
VCC Supply Voltage 36 V
Vid Differential Input Voltage 36 V
Vi Input Voltage -0.3 to 36 V
o
Toper Operating Free-air Temperature Range -55 to +125 C
o
Tj Maximum Junction Temperature 150 C
o
R thja Thermal Resistance Juction to Ambient (SO package) 150 C/W

ELECTRICAL CHARACTERISTICS
VCC+ = 5V, VCC- = 0V, Tamb = 25oC (unless otherwise specified)
Symbol Parameter Min Typ Max Unit
ICC Total Supply Current, excluding current in the mA
Voltage Reference
+
VCC = 5V, no load
Tmin. < Tamb < Tmax 1.4 2.4
+
VCC = 30V, no load
Tmin. < Tamb < Tmax 4

2/9
 TSM104/A

OPERATIONAL AMPLIFIERS
VCC+ = 5V, VCC- = Ground, VO = 1.4V, Tamb = 25oC (unless otherwise specified)
Symbol Parameter Min. Typ. Max. Unit
Vio Input Offset Voltage mV
o
TSM104, Tamb = 25 C 1 5
Tmin. ≤ Tamb ≤ Tmax. 6
TSM104A, Tamb = 25oC 0.5 3
Tmin. ≤ Tamb ≤ Tmax. 4
o
DVio Input Offset Voltage Drift 7 µV/ C
Iio Input Offset Current 2 30 nA
Tmin. ≤ Tamb ≤ Tmax. 50
Iib Input Bias Current 20 150 nA
Tmin. ≤ Tamb ≤ Tmax. 200
Avd Large Signal Voltage Gain V/mV
VCC = 15V, R L = 2k
VO = 1.4V to 11.4V 50 100
Tmin. ≤ Tamb ≤ Tmax. 25
SVR Supply Voltage Rejection Ratio dB
VCC = 5V to 30V 65 100
Vicm Input Voltage Mode Voltage Range V
VCC = +30V - see note 1 0 VCC+ -1.5
Tmin. ≤ Tamb ≤ Tmax. 0 VCC+ -2
CMR Common Mode Rejection Ratio 70 85 dB
Tmin. ≤ Tamb ≤ Tmax. 60
Isource Output Current Source mA
Vo = 2V, V CC = +15V, Vid = +1V 20 40
IO Short Circuit to Ground mA
VCC = +15V 40 60
Isink Output Current Sink
Vid = -1V,
VCC = +15V, Vo = +2V 10 20 mA
VOH High Level Output Voltage V
R L = 10k, VCC+ = 30V
o
Tamb = 25 C 27 28
Tmin. ≤ Tamb ≤ Tmax. 27
VOL Low Level Output Voltage mV
R L = 10k 5 20
Tmin. ≤ Tamb ≤ Tmax. 20
SR Slew Rate at Unity Gain V/µs
Vi = 0.5 to 3V, VCC = 15V 0.1 0.3
R L = 2k, CL = 100pF, unity gain
GBP Gain Bandwidth Product MHz
VCC = 30V, R L = 2k, CL = 100pF 0.5 0.9
f = 100kHz, Vin = 10mV
THD Total Harmonic Distortion %
f = 1kHz
AV = 20dB, RL = 2k, VCC = 30V 0.02
C L = 100pF, VO = 2Vpp
en Equivalent Input Noise Voltage 50 nV
f = 1kHz, VCC = 30V, RS = 100Ω √
 Hz
cs Channel Separation 120 dB
1kHz < f < 20kHz
Cs Channel Separation dB
1kHz<f<20kHz 120

Note 1 : The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper
end of the common-mode voltage range is VCC+ -1.5V
But either of both inputs can go to +36V without damage.

3/9
TSM104/A

VOLTAGE REFERENCE
Symbol Parameter Value Unit
IK Cathode Current 1 to 100 mA

Symbol Parameter Min. Typ. Max. Unit

Vref Reference Input Voltage V
o
TSM104, Tamb = 25 C 2.475 2.5 2.525
Tmin. ≤ Tamb ≤ Tmax. 2.45 2.55
TSM104A, Tamb = 25oC 2.49 2.5 2.51
Tmin. ≤ Tamb ≤ Tmax. 2.48 2.52
∆Vref Reference Input Voltage Deviation Over mV
Temperature Range
VKA = Vref, IK = 10mA
Tmin. ≤ Tamb ≤ Tmax. 7 30
∆Vref Ratio of Change in Reference Input Voltage to Change in Cathode to mV/V
∆VKA Anode Voltage -2 -1.1
IK = 10mA, ∆Vka = 36V to 3V
Iref Reference Input Current µA
IK = 10mA 1.5 2.5
Tmin. ≤ Tamb ≤ Tmax. 3
o
∆Iref Reference Input Current Deviation over T Range 0.8 1.2 µA
Imin Minimum Cathode Current for Regulation mA
VKA = Vref 0.5 1
Ioff Off-State Cathode Current 180 500 nA
|ZKA| Dynamic Impedance - (note 1) 0.2 0.5 Ω
VKA = Vref, ∆IK = 1 to 100mA, f < 1kHz
Note 1 : the dynamic impedance is defined as |ZKA| = ∆VKA/∆IK

4/9
 TSM104/A

OPERATIONAL AMPLIFIERS

Unit Frequency = F(I)

Vcc=+/-15V, RL=2k, CL=100pF

1000

800
Thousands
Unit Freq

600

400

200

0
-0,015 -0,01 -0,005 0 0,005 0,01 0,015
source <= I (A) => sink

GBP = F(I)
Vcc=+/-15V, RL=2k, CL=100pF

800

600
Thousands
GBP

400

200

0
-0,015 -0,01 -0,005 0 0,005 0,01 0,015
source <= I (A) => sink

Phase and Gain Margin = F(I)

Vcc=+/- 15V, RL=2k, CL=100pF

60 2
0
50
Phase Margin (deg)

-2
Gain Margin (dB)

40
-4

30 -6
-8
20
-10
10
-12

0 -14
-0,015 -0,01 -0,005 0 0,005 0,01 0,015
source <= I (A) => sink

5/9
TSM104/A

Total Harmonic Distorsion THD = F(freq)

0,014

0,012
THD(%)

0,01

0,008

0,006

0,004
10 100 1000 10000 100000
Frequency (Hz)

Noise = F(frequency)
80
Noise(nV/SQR(Hz))

60

40

20

0
0,01 0,1 1 10 100
Frequency (Hz)

Vio Distribution
Vcc+=5V, Vcc-=0V

80

60
Distribution (%)

40

20

0
-3 -2,5 -2 -1,5 -1 -0,5 0 0,5 1 1,5 2 2,5 3
Vio (mV)

6/9
 TSM104/A

VOLTAGE REFERENCE

Vref = F(Ik)
3

2,5

2
Vref (V)

1,5

0,5
0,0001 0,001 0,01 0,1
Cathode Curr ent Ik (Amps)

Vref Stability = f(I,C)

0,06

Stable
Current (Amps)

0,04

Unstable
0,02

0
1,000000E-10 1,000000E-09 1,000000E-08 1,000000E-07 1,000000E-06 0,00001
Capacitor(F)

7/9
TSM104/A

PACKAGE MECHANICAL DATA

16 PINS - PLASTIC PACKAGE

Millimeters Inches
Dim.
Min. Typ. Max. Min. Typ. Max.
a1 0.51 0.020
B 0.77 1.65 0.030 0.065
b 0.5 0.020
b1 0.25 0.010
D 20 0.787
E 8.5 0.335
e 2.54 0.100
e3 17.78 0.700
F 7.1 0.280
i 5.1 0.201
L 3.3 0.130
Z 1.27 0.050

8/9
 TSM104/A

PACKAGE MECHANICAL DATA

16 PINS - PLASTIC MICROPACKAGE (SO)

Millimeters Inches
Dim.
Min. Typ. Max. Min. Typ. Max.
A 1.75 0.069
a1 0.1 0.2 0.004 0.008
a2 1.6 0.063
b 0.35 0.46 0.014 0.018
b1 0.19 0.25 0.007 0.010
C 0.5 0.020
o
c1 45 (typ.)
D 9.8 10 0.386 0.394
E 5.8 6.2 0.228 0.244
e 1.27 0.050
e3 8.89 0.350
F 3.8 4.0 0.150 0.157
G 4.6 5.3 0.181 0.209
L 0.5 1.27 0.020 0.050
M 0.62 0.024
S 8o (max.)
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this pub lication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems
without express written approval of STMicroelectronics.
 The ST logo is a trademark of STMicroelectronics

 1999 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco
The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

 http://www.st.com

9/9