3
3
Architecture Evolution
Paul Hopff
3 1
4 2
7 5
• In the late 1960s and early 1970s, the advent and • Schematic of a sample electromechanical flight
maturation of digital computing led to distributed deck implementing a distributed analog
digital architectures with single source-multiple sink architecture.
data transmission. This was practiced with standards
• Several analog techniques were used to
such as ARINC 429, or Mark33 Digital Information
transmit information between the involved
Transfer System (DITS), as a serial unidirectional
elements.
digital data bus.
• Example: synchro transmitter and receiver.
• This technique enables one piece of transmitting
equipment, or source, to communicate with 1-20
subsystems, or sinks.
• This standard relies on a simplex transmission on
one twisted shielded pair data line, and bi-directional
data transfer necessitates two lines.
• This data protocol was adopted primarily in
commercial aircraft as the point-to-point wiring
structure provides highly reliable data transfer at a
speed of approximately 100 kb/s.
8 6
• Paul Hopff
16 14
IMA (B777) and Open IMA (A380) approaches IMA modules on Airbus A380
Paul Hopff ASCB stands for Avionics Standard Communication Bus and is a
20 proprietary communication protocol developed by Honeywell. 18
Example: Autoflight System – Airbus A330 How to exchange data between avionics systems?
• Paul Hopff
23 21
• Paul Hopff • Many conventional (classical, analog) systems are being replaced by
computer-based systems.
• These systems operate increasingly in an « integrated » way, implying (more
or less) sharing of data with each other.
• For interoperability reasons, this exchange of data needs to be done in an
orderly and well-defined manner.
• Hence the need for internationally accepted databus standards.
24 22
• Multiplexing, the transmission and reception of multiple signals over a common path, is one of the
cornerstones in an integrated digital avionics system. It allows the sharing of data and computation
results, thereby ensuring that all connected subsystems are using consistent database while reducing
the weight of the wiring.
• In the system shown the transmitter will be able to
transmit 8-bit values to a receiver. Each value (or
parameter - A, B, C or D in the example) will
"occupy" the data bus during a given timeslot. Each
parameter can be "refreshed" according to a well-
defined sequence or at random. Obviously,
mechanisms must be put in place to allow the
receiver to distinguish the different parameters from
each other. Furthermore, both transmitter and
receiver need to be synchronized. Note that within a
computer, these tasks are taken care of by the
address and control busses. For data busses
between computers, other techniques are used.
27 25
IN OUT
28 26
31 29
32 30
• The 32-bit word is transmitted LSB first over the wire pair with a tri-state clocking, RZ
• One and zero pulses are considered a complete cycle only when followed by a (return-to-zero) methodology.
null area plateau as depicted by “B”. • Separate words are identified by having an intermessage (or interword) gap time of at
• The voltage scale on the right are the values for which receivers are expected to least 4 bit times, from end of cycle to beginning of next rise or fall time.
decode.
35 33
• A “one” is created by the transmitter when a rising edge goes from zero to 10±1 positive
volts, plateaus then drops down to the zero-volt line which is known as the null area (null
level ±0.5).
• A “zero” is created by the transmitter when a falling edge drops from zero down to 10±1
negative volts, plateaus, then rises up to return to the null area.
36 34
• ARINC data words are always 32 bits and typically include five primary fields:
• The Sign/Status Matrix (SSM) is used for two purposes:
• Parity.
• To provide a sign or direction indicator for data contained within the ARINC • Sign/Status Matrix (SSM)
429 word or • Data
• To provide source equipment status information as related to the data word • Source/Destination Identifier (SDI)
for the sinks. • Label
• ARINC convention numbers the bits from 1 (LSB) to 32 (MSB). Note that usage of
SDI and SSM is not mandatory.
39 37
• Each Label has its own unique implementation of the SSM Sign function. When used to • The MSB is always the parity bit for ARINC 429. Parity is normally set to odd except
provide equipment status information the SSM reports three general conditions: for certain tests.
• Report hardware equipment condition (fault/normal) • Odd parity means that there must be an odd number of “1” bits in the 32-bit word that
• Operational Mode (functional test) is insured by either setting or clearing the parity bit.
• Validity of data word contents (verified/no computed data). • Meaning: if bits 1-31 contain an even number of “1” bits, bit 32 must be set to “1” to
create ODD parity. On the other hand, if bits 1-31 contain an odd number of “1” bits,
the parity bit must be clear (=“0”).
40 38
• The Label identifies the type of information contained within BNR and BCD data field.
• A Label is always transmitted in the first 8 bits of the ARINC 429 word.
• Each label is linked to an Equipment Identifier.
• For each Equipment Identifier, a number of labels have been defined in the
specification.
43 41
• Bits 29 through 11 (19 bits) contain the data, which may be in a number of standardized
formats, defined for each assigned label.
• There are also many non-standard formats that have been implemented by various
manufacturers.
• Since the SDI is optional, 21 bits are available for use. Some manufacturer’s custom
data word configurations use only the Label and the Parity, providing 23 bits available for
their data.
44 42
47 45
48 46
51 49
52 50
55 53
Bus
Monitor
56 54
• Manchester coding was chosen since it is compatible with transformer coupling and is self-
clocking.
• Unused bits are set to logical ‘0’.
• An invalid Manchester of 2 bits, covering the first 3 bit times, serves as synchronization code.
59 57
3 sync bits • A logic "1" is transmitted as a bipolar coded signal 110 (i.e., a positive pulse followed by
a negative pulse).
16 ‘useful’ bits
• A logic "0" is a bipolar coded signal 011
(i.e., a negative pulse followed by a positive pulse).
• A transition through zero occurs at the midpoint of each bit time.
60 58
• Data word: • A 1553 message is composed of one or more words, and must contain at least one
• Data words always follow command, status or other data words. command word.
• The synchronization code for a data word is the reverse of that for command and status • Command word:
words. • First word in a message.
• The remaining 16 bits 4-19 are for the binary coded data value. • Transmitted only by the BC.
• All unused bits are set to logical ‘ 0 ’. • Every RT has a unique address. ‘11111’ is reserved for broadcast.
• Efficient use of all 16-bits is recommended. Can be achieved by bit-packing multiple • Every RT may have up to 30 subaddresses. ‘00000’ and ‘11111’ indicate mode codes will
parameters and words. follow iso data word count.
63 61
• Status word:
• Always first word in a response by a RT.
• Transmitted only to the BC.
• Bits 4-8 are the address of the RT transmitting the status word.
BC to RT
RT to BC
RT to RT
64 62
67 65
68 66
71 69
• Throughput
• Redundancy
• Integrity
• Flexibility
• Interchangeability
72 70
75 73
76 74
79 77
• Logical Data Path through Network • ARINC 664 uses the concept of a Virtual
• Single source Link (VL) to define logical channels
• Simplex (one direction) through a switched Ethernet network from
a single transmitter to one or more
• Unicast -or- Multicast receiving end systems.
• VL Traffic identified by 16 bits in Ethernet • The VL is identified in a 16-bit field of the
MAC Destination Address destination Ethernet address of frames.
• Used by Switches for routing frames • In addition to providing a logical path
through the network, VLs also provide the
• The total bandwidth is shared by each mechanisms to allow the Ethernet network
connection. Each virtual link is allocated two to be considered deterministic.
parameters to prevent packets on one virtual • Each VL is characterized by a Bandwidth
link from interfering with packets on another Allocation Gap (BAG) and a maximum
virtual link using the same physical link. allowed Ethernet frame size.
83 81
85