MB91590 Fujitsu
MB91590 Fujitsu
32-bit Microcontroller
FR Family FR81S
MB91590 Series
MB91F591B/F591BS/F591BH/F591BHS/F592B/F592BS/F592BH/F592BHS
MB91F594B/F594BS/F594BH/F594BHS/F596B*/F596BS*/F596BH*/F596BHS*
MB91F597B*/F597BS*/F597BH*/F597BHS*/F599B*/F599BS*/F599BH*/F599BHS*
*:Under consideration
OVERVIEW
This series is Fujitsu 32-bit microcontroller designed for automotive and industrial control applications. It
contains the FR81S CPU that is compatible with the FR family. The FR81S has a high level performance
among the Fujitsu FR family by enhancing CPU instruction pipeline and load store processing, and
improving internal bus transfer.
It is best suited for application control for automotive.
Note: FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Semiconductor
Limited.
For the information for microcontroller supports, see the following web site.
http://edevice.fujitsu.com/micom/en-support/
FEATURES
FR81S CPU Core
· 32-bit RISC, load/store architecture, pipeline 5-stage structure
· Maximum operating frequency: 128 MHz (Source oscillation = 4.0 MHz and 32 multiplied (PLL clock
multiplication system))
· General-purpose register : 32 bits ×16 sets
· 16-bit fixed length instructions (basic instruction), 1 instruction per cycle
· Instructions appropriate to embedded applications
· Memory-to-memory transfer instruction
· Bit processing instruction
· Barrel shift instruction etc.
· High-level language support instructions
· Function entry/exit instructions
· Register content multi-load and store instructions
· Bit search instructions
· Logical 1 detection, 0 detection, and change-point detection
· Branch instructions with delay slot
· Reduced overhead during branch process
· Register interlock function
· Easy assembler writing
· The support at the built-in / instruction level of the multiplier
· Signed 32-bit multiplication : 5 cycles
· Signed 16-bit multiplication : 3 cycles
· Interrupt (PC/PS saving)
· 6 cycles (16 priority levels)
· The Harvard architecture allows simultaneous execution of program and data access.
· Instruction compatibility with the FR Family
· Built-in memory protection function (MPU)
· Eight protection areas can be specified commonly for instructions and the data.
· Control access privilege in both privilege mode and user mode.
· Built-in FPU (floating point arithmetic)
· IEEE754 compliant
· Floating-point register 32-bit × 16 sets
Peripheral functions
· Clock generation (equipped with SSCG function)
· Main oscillation (4MHz)
· Sub oscillation (32KHz) or none sub oscillation
· PLL multiplication rate : 1 to 32 times
· Built-in Program flash memory capacity 1024 + 64KB
· Built-in Data flash memory capacity(WorkFlash) 64KB
· Built-in RAM capacity
· Main RAM 64KB
· Backup RAM 8KB
· General-purpose ports (5V Pin) : 63 (dual clock products : 61)
· Included I2C pseudo open drain support ports : 4
· General-purpose ports (3V Pin) : 93
· Included 48 combined external bus interface (For GDC external memory I/F)
· External bus interface
· GDC external memory for I/F use
· 25-bit address, 16-bit data
· Power supply voltage fixed to 3.3V
· DMA Controller
· Up to 16 channels can be started simultaneously.
· 2 transfer factors (Internal peripheral request and software)
2 DS705-00010-2v0-E
DS705-00010-2v0-E 3
4 DS705-00010-2v0-E
DS705-00010-2v0-E 5
PRODUCT LINEUP
Product
Item MB91F591B/S MB91F591BH/S
6 DS705-00010-2v0-E
Product
Item MB91F591B/S MB91F591BH/S
DS705-00010-2v0-E 7
Product
Item MB91F592B/S MB91F592BH/S MB91F594B/S MB91F594BH/S
8 DS705-00010-2v0-E
Product
Item MB91F592B/S MB91F592BH/S MB91F594B/S MB91F594BH/S
DS705-00010-2v0-E 9
Product
Item MB91F596B/S* MB91F596BH/S* MB91F597B/S* MB91F597BH/S*
10 DS705-00010-2v0-E
Product
Item MB91F596B/S* MB91F596BH/S* MB91F597B/S* MB91F597BH/S*
DS705-00010-2v0-E 11
Product
Item MB91F599B/S* MB91F599BH/S*
12 DS705-00010-2v0-E
Product
Item MB91F599B/S* MB91F599BH/S*
DS705-00010-2v0-E 13
PIN ASSIGNMENT
Pin Assignment (single clock product)
(TOP VIEW)
PPG6_2
PPG5_2
PPG0_1
PPG9_1
PPG4_2
PPG3_2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
PPG7_2
ICU5_1
ICU4_1
ICU1_1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
TOT2
TOT1
TOT0
TIN3
TIN2
TIN1
TIN0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
PPG0_2 -
INT15
INT11
clock product)
clock product)
TRG4
TRG3
TOT3
INT7
INT6
INT8
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
CMDTRG
VIN7
VIN6
VIN5
VIN4
VIN3
VIN2
VIN1
VIN0
SCK5
SOT5
SIN5
SCK4
SOT4
SIN4
SCK3
SOT3
SIN3
ADTG
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
(Single
(Single
DCKIN
CSOUT
FRCK0
FRCK1
HSIN
VSIN
CCLK
BIN7
BIN6
BIN5
BIN4
BIN3
BIN2
GIN7
GIN6
GIN5
GIN4
GIN3
GIN2
RIN7
RIN6
RIN5
RIN4
RIN3
RIN2
OCU0
SGO3
SGA3
SGO2
SGA2
SGO1
WOT
RX2
TX2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
REFOUT
AVCC3
AVSS3
AVSS3
AVCC3
AVR3
VCC3
VCC3
VCC5
P136
P137
P122
P121
P120
P117
P116
P115
P114
P097
P094
P113
P112
P090
VSS
VIN
PG0
PG3
PG2
PG1
PH3
PC7
PC6
PC5
PC4
PC3
PC2
VSS
PB7
PB6
PB5
PB4
PB3
PB2
PA7
PA6
PA5
PA4
PA3
PA2
VSS
VSS
MD2
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
162
161
160
159
158
157
●
- - - - - - VCC3 1 156 DVCC - - - - - -
- - - - - ROUT2 PD2 2 155 DVSS - - - - - -
- - - - - ROUT3 PD3 3 154 P087 PWM2M5 AN31 ICU4_2 PPG23 - -
- - - - - ROUT4 PD4 4 153 P086 PWM2P5 AN30 ICU3_2 PPG22 - -
- - - - - ROUT5 PD5 5 152 P085 PWM1M5 AN29 ICU2_2 PPG21 - -
- - - - - ROUT6 PD6 6 151 P084 PWM1P5 AN28 ICU1_2 PPG20 - -
- - - - - ROUT7 PD7 7 150 P083 PWM2M4 AN27 ICU0_2 PPG19 - -
- - - - - GOUT2 PE2 8 149 P082 PWM2P4 AN26 SCK6 PPG18 - -
- - - - - GOUT3 PE3 9 148 P081 PWM1M4 AN25 SOT6 PPG17 - -
- - - - - GOUT4 PE4 10 147 P080 PWM1P4 AN24 SIN6 PPG16 - -
- - - - - GOUT5 PE5 11 146 DVCC - - - - - -
- - - - - GOUT6 PE6 12 145 DVSS - - - - - -
- - - - - GOUT7 PE7 13 144 P077 PWM2M3 AN23 SCK7_1 PPG15_1 - -
- - - - - BOUT2 PF2 14 143 P076 PWM2P3 AN22 SOT7_1 PPG14_1 - -
- - - - - BOUT3 PF3 15 142 P075 PWM1M3 AN21 SIN7_1 PPG13_1 - -
- - - - - BOUT4 PF4 16 141 P074 PWM1P3 AN20 - PPG12_1 - -
- - - - - BOUT5 PF5 17 140 P073 PWM2M2 AN19 - - - -
- - - - - - VCC3 18 139 P072 PWM2P2 AN18 - - - -
- - - - - - VSS 19 138 P071 PWM1M2 AN17 - - - -
- - - - - - C_3 20 137 P070 PWM1P2 AN16 - - - -
- - - - - BOUT6 PF6 21 136 DVCC - - - - - -
FR+GDC
- - - - - BOUT7 PF7 22 135 DVSS - - - - - -
- - - - - DCKOUT PG4 23 134 P067 PWM2M1 AN15 - - - -
- - - - - VSYNC PG5 24 133 P066 PWM2P1 AN14 - - - -
- - - - - HSYNC PG6 25 132 P065 PWM1M1 AN13 - - - -
-
-
-
- -
PPG0
PPG1
-
TIN0_2
TIN1_2
-
SIN2_1
SOT2_1
DEOUT
D0
D1
PG7
P000
P001
26
27
28
TOP VIEW 131
130
129
P064
P063
P062
PWM1P1
PWM2M0
PWM2P0
AN12
AN11
AN10
-
-
-
-
-
-
-
-
-
-
-
-
LQFP-208 / HQFP-208
- PPG2 TIN2_2 SCK2_1 D2 P002 29 128 P061 PWM1M0 AN9 - - - -
- PPG3 TIN3_2 SIN3_1 D3 P003 30 127 P060 PWM1P0 AN8 - - - -
- PPG4 TOT0_2 SOT3_1 D4 P004 31 126 DVCC - - - - - -
- PPG5 TOT1_2 SCK3_1 D5 P005 32 125 DVSS - - - - - -
- PPG6 TOT2_2 - D6 P006 33 124 C_1 - - - - - -
- PPG7 TOT3_2 - D7 P007 34 123 VSS - - - - - -
- - - - D8 P010 35 122 VCC5 - - - - - -
- - - - - - VSS 36 121 P107 SGO4_1 AN7 - - - PPG5_1
- - - - - - VCC3 37 120 P106 SGA4_1 AN6 - - - PPG4_1
- - - ROUT0 D9 P011 38 119 P105 SCK5_1 AN5 TOT1_1 - - PPG3_1
- - - ROUT1 D10 P012 39 118 P104 SOT5_1 AN4 TOT0_1 - - PPG2_1
- - - GOUT0 D11 P013 40 117 P103 SIN5_1 AN3 TIN3_1 - - PPG1_1
- - - GOUT1 D12 P014 41 116 P102 SCK4_1 AN2 TIN2_1 - - PPG10
- - - BOUT0 D13 P015 42 115 P101 SOT4_1 AN1 TIN1_1 - - PPG9
- - - BOUT1 D14 P016 43 114 P100 SIN4_1 AN0 TIN0_1 - - PPG8
- - - - D15 P017 44 113 AVSS5/AVRL5 - - - - - -
- - - - WEX P020 45 112 AVRH5 - - - - - -
- - - - CS0X P021 46 111 AVCC5 - - - - - -
- - - - CS1X P022 47 110 P125 OCU3 - - ICU0 - PPG10_2
- - - - REX P023 48 109 P124 OCU2 - - ICU5_2 - PPG9_2
- - - - - P024 49 108 P123 OCU1 - - - - PPG8_2
- - - - - P025 50 107 P096 RX0 - INT9 - - -
- - - - A00 P026 51 106 P095 TX0 - - - - PPG10_1
- - - - - - VSS 52 105 VCC5 - - - - - -
100
101
102
103
104
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
VCC3
P027
P030
P031
P032
P033
P034
P035
P036
P037
P040
P041
P042
P043
P044
P045
P046
P047
VCC3
VSS
C_2
P050
P051
P052
P053
P054
P055
P056
P057
VSS
X1
X0
MD1
MD0
RSTX
VSS
VCC5
P126
P127
P130
P131
P132
P133
P134
NMIX
P091
P092
P093
P110
P111
DEBUGIF
VSS
-
A01
A02
A03
A04
A05
A06
A07
A08
A09
A10
A11
A12
A13
A14
A15
A16
A17
-
-
-
A18
A19
A20
A21
A22
A23
A24
RDY
-
-
-
-
-
-
-
-
TRG0
-
-
TRG1
-
TRG5
TRG2
-
SGA0
SGO0
SGA1
TX1
RX1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
SPI_DO
SPI_DI
SPI_SCK
SPI_XCS
-
-
-
-
-
-
-
-
-
SIN0
SOT0
SCK0
-
-
PPG11_1
PPG1_3
-
SIN2
SCK2
SOT2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
SIN1
SOT1
SCK1
-
-
INT12
INT13
INT14
-
INT10
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
INT1
-
INT0
INT4
INT2
INT3
INT5
-
TOT2_1
TOT3_1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ICU1
ICU2
ICU3
ICU4
ICU5
-
ICU2_1
ICU0_1
ICU3_1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
TIOA0
TIOA1
TIOB0
TIOB1
-
-
PPG6_1
PPG7_1
PPG8_1
PPG1_2
PPG2_2
-
-
14 DS705-00010-2v0-E
(TOP VIEW)
PPG6_2
PPG5_2
PPG0_1
PPG9_1
PPG4_2
PPG3_2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
PPG7_2
ICU5_1
ICU4_1
ICU1_1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
TOT2
TOT1
TOT0
TIN3
TIN2
TIN1
TIN0
(Dual clock product)
(Dual clock product)
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
PPG0_2 -
INT15
INT11
TRG4
TRG3
TOT3
INT7
INT6
INT8
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
CMDTRG
VIN7
VIN6
VIN5
VIN4
VIN3
VIN2
VIN1
VIN0
SCK5
SOT5
SIN5
SCK4
SOT4
SIN4
SCK3
SOT3
SIN3
ADTG
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
DCKIN
CSOUT
(X1A)
(X0A)
FRCK0
FRCK1
HSIN
VSIN
CCLK
BIN7
BIN6
BIN5
BIN4
BIN3
BIN2
GIN7
GIN6
GIN5
GIN4
GIN3
GIN2
RIN7
RIN6
RIN5
RIN4
RIN3
RIN2
OCU0
SGO3
SGA3
SGO2
SGA2
SGO1
WOT
RX2
TX2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
REFOUT
AVCC3
AVSS3
AVSS3
AVCC3
AVR3
VCC3
VCC3
VCC5
P122
P121
P120
P117
P116
P115
P114
P097
P094
P113
P112
P090
VSS
VIN
PG0
PG3
PG2
PG1
PH3
PC7
PC6
PC5
PC4
PC3
PC2
VSS
PB7
PB6
PB5
PB4
PB3
PB2
PA7
PA6
PA5
PA4
PA3
PA2
VSS
VSS
MD2
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
162
161
160
159
158
157
●
- - - - - - VCC3 1 156 DVCC - - - - - -
- - - - - ROUT2 PD2 2 155 DVSS - - - - - -
- - - - - ROUT3 PD3 3 154 P087 PWM2M5 AN31 ICU4_2 PPG23 - -
- - - - - ROUT4 PD4 4 153 P086 PWM2P5 AN30 ICU3_2 PPG22 - -
- - - - - ROUT5 PD5 5 152 P085 PWM1M5 AN29 ICU2_2 PPG21 - -
- - - - - ROUT6 PD6 6 151 P084 PWM1P5 AN28 ICU1_2 PPG20 - -
- - - - - ROUT7 PD7 7 150 P083 PWM2M4 AN27 ICU0_2 PPG19 - -
- - - - - GOUT2 PE2 8 149 P082 PWM2P4 AN26 SCK6 PPG18 - -
- - - - - GOUT3 PE3 9 148 P081 PWM1M4 AN25 SOT6 PPG17 - -
- - - - - GOUT4 PE4 10 147 P080 PWM1P4 AN24 SIN6 PPG16 - -
- - - - - GOUT5 PE5 11 146 DVCC - - - - - -
- - - - - GOUT6 PE6 12 145 DVSS - - - - - -
- - - - - GOUT7 PE7 13 144 P077 PWM2M3 AN23 SCK7_1 PPG15_1 - -
- - - - - BOUT2 PF2 14 143 P076 PWM2P3 AN22 SOT7_1 PPG14_1 - -
- - - - - BOUT3 PF3 15 142 P075 PWM1M3 AN21 SIN7_1 PPG13_1 - -
- - - - - BOUT4 PF4 16 141 P074 PWM1P3 AN20 - PPG12_1 - -
- - - - - BOUT5 PF5 17 140 P073 PWM2M2 AN19 - - - -
- - - - - - VCC3 18 139 P072 PWM2P2 AN18 - - - -
- - - - - - VSS 19 138 P071 PWM1M2 AN17 - - - -
- - - - - - C_3 20 137 P070 PWM1P2 AN16 - - - -
- - - - - BOUT6 PF6 21 136 DVCC - - - - - -
FR+GDC
- - - - - BOUT7 PF7 22 135 DVSS - - - - - -
- - - - - DCKOUT PG4 23 134 P067 PWM2M1 AN15 - - - -
- - - - - VSYNC PG5 24 133 P066 PWM2P1 AN14 - - - -
- - - - - HSYNC PG6 25 132 P065 PWM1M1 AN13 - - - -
-
-
-
- -
PPG0
PPG1
-
TIN0_2
TIN1_2
-
SIN2_1
SOT2_1
DEOUT
D0
D1
PG7
P000
P001
26
27
28
TOP VIEW 131
130
129
P064
P063
P062
PWM1P1
PWM2M0
PWM2P0
AN12
AN11
AN10
-
-
-
-
-
-
-
-
-
-
-
-
LQFP-208 / HQFP-208
- PPG2 TIN2_2 SCK2_1 D2 P002 29 128 P061 PWM1M0 AN9 - - - -
- PPG3 TIN3_2 SIN3_1 D3 P003 30 127 P060 PWM1P0 AN8 - - - -
- PPG4 TOT0_2 SOT3_1 D4 P004 31 126 DVCC - - - - - -
- PPG5 TOT1_2 SCK3_1 D5 P005 32 125 DVSS - - - - - -
- PPG6 TOT2_2 - D6 P006 33 124 C_1 - - - - - -
- PPG7 TOT3_2 - D7 P007 34 123 VSS - - - - - -
- - - - D8 P010 35 122 VCC5 - - - - - -
- - - - - - VSS 36 121 P107 SGO4_1 AN7 - - - PPG5_1
- - - - - - VCC3 37 120 P106 SGA4_1 AN6 - - - PPG4_1
- - - ROUT0 D9 P011 38 119 P105 SCK5_1 AN5 TOT1_1 - - PPG3_1
- - - ROUT1 D10 P012 39 118 P104 SOT5_1 AN4 TOT0_1 - - PPG2_1
- - - GOUT0 D11 P013 40 117 P103 SIN5_1 AN3 TIN3_1 - - PPG1_1
- - - GOUT1 D12 P014 41 116 P102 SCK4_1 AN2 TIN2_1 - - PPG10
- - - BOUT0 D13 P015 42 115 P101 SOT4_1 AN1 TIN1_1 - - PPG9
- - - BOUT1 D14 P016 43 114 P100 SIN4_1 AN0 TIN0_1 - - PPG8
- - - - D15 P017 44 113 AVSS5/AVRL5 - - - - - -
- - - - WEX P020 45 112 AVRH5 - - - - - -
- - - - CS0X P021 46 111 AVCC5 - - - - - -
- - - - CS1X P022 47 110 P125 OCU3 - - ICU0 - PPG10_2
- - - - REX P023 48 109 P124 OCU2 - - ICU5_2 - PPG9_2
- - - - - P024 49 108 P123 OCU1 - - - - PPG8_2
- - - - - P025 50 107 P096 RX0 - INT9 - - -
- - - - A00 P026 51 106 P095 TX0 - - - - PPG10_1
- - - - - - VSS 52 105 VCC5 - - - - - -
100
101
102
103
104
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
VCC3
P027
P030
P031
P032
P033
P034
P035
P036
P037
P040
P041
P042
P043
P044
P045
P046
P047
VCC3
VSS
C_2
P050
P051
P052
P053
P054
P055
P056
P057
VSS
X1
X0
MD1
MD0
RSTX
VSS
VCC5
P126
P127
P130
P131
P132
P133
P134
NMIX
P091
P092
P093
P110
P111
DEBUGIF
VSS
-
A01
A02
A03
A04
A05
A06
A07
A08
A09
A10
A11
A12
A13
A14
A15
A16
A17
-
-
-
A18
A19
A20
A21
A22
A23
A24
RDY
-
-
-
-
-
-
-
-
TRG0
-
-
TRG1
-
TRG5
TRG2
-
SGA0
SGO0
SGA1
TX1
RX1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
SPI_DO
SPI_DI
SPI_SCK
SPI_XCS
-
-
-
-
-
-
-
-
-
SIN0
SOT0
SCK0
-
-
PPG11_1
PPG1_3
-
SIN2
SCK2
SOT2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
SIN1
SOT1
SCK1
-
-
INT12
INT13
INT14
-
INT10
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
INT1
-
INT0
INT4
INT2
INT3
INT5
-
TOT2_1
TOT3_1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ICU1
ICU2
ICU3
ICU4
ICU5
-
ICU2_1
ICU0_1
ICU3_1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
TIOA0
TIOA1
TIOB0
TIOB1
-
-
PPG6_1
PPG7_1
PPG8_1
PPG1_2
PPG2_2
-
-
DS705-00010-2v0-E 15
PIN DESCRIPTION
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
84 X0 – L Main clock oscillation input pin
171
(dual
clock
X0A – N Sub clock oscillation input pin
product)
172
(dual
X1A – N Sub clock oscillation output pin
clock
product)
171
(single
P137 – A General-purpose I/O port
clock
product)
172
(single
P136 – A General-purpose I/O port
clock
product)
16 DS705-00010-2v0-E
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P002 – General-purpose I/O port (3V pin)
DS705-00010-2v0-E 17
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P012 – General-purpose I/O port (3V pin)
39 D10 – O External bus · Data bit10 I/O pin
ROUT1 – Display digital R1 output pin
P013 – General-purpose I/O port (3V pin)
40 D11 – O External bus · Data bit11 I/O pin
GOUT0 – Display digital G0 output pin
P014 – General-purpose I/O port (3V pin)
41 D12 – O External bus · Data bit12 I/O pin
GOUT1 – Display digital G1 output pin
P015 – General-purpose I/O port (3V pin)
42 D13 – O External bus · Data bit13 I/O pin
BOUT0 – Display digital B0 output pin
P016 – General-purpose I/O port (3V pin)
43 D14 – O External bus · Data bit14 I/O pin
BOUT1 – Display digital B1 output pin
P017 – General-purpose I/O port (3V pin)
44 O
D15 – External bus · Data bit15 I/O pin
P020 – General-purpose I/O port (3V pin)
45 O
WEX – External bus · Write enable output pin
P021 – General-purpose I/O port (3V pin)
46 O
CS0X – External bus · Chip select 0 output pin
P022 – General-purpose I/O port (3V pin)
47 O
CS1X – External bus · Chip select 1 output pin
P023 – General-purpose I/O port (3V pin)
48 O
REX – External bus · Read enable output pin
49 P024 – O General-purpose I/O port (3V pin)
50 P025 – O General-purpose I/O port (3V pin)
P026 – General-purpose I/O port (3V pin)
51 O
A00 – External bus · Address bit0 output pin
P027 – General-purpose I/O port (3V pin)
54 O
A01 – External bus · Address bit1 output pin
P030 – General-purpose I/O port (3V pin)
55 O
A02 – External bus · Address bit2 output pin
P031 – General-purpose I/O port (3V pin)
56 O
A03 – External bus · Address bit3 output pin
18 DS705-00010-2v0-E
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P032 – General-purpose I/O port (3V pin)
57 O
A04 – External bus · Address bit4 output pin
P033 – General-purpose I/O port (3V pin)
58 O
A05 – External bus · Address bit5 output pin
P034 – General-purpose I/O port (3V pin)
59 O
A06 – External bus · Address bit6 output pin
P035 – General-purpose I/O port (3V pin)
60 O
A07 – External bus · Address bit7 output pin
P036 – General-purpose I/O port (3V pin)
61 O
A08 – External bus · Address bit8 output pin
P037 – General-purpose I/O port (3V pin)
62 O
A09 – External bus · Address bit9 output pin
P040 – General-purpose I/O port (3V pin)
63 O
A10 – External bus · Address bit10 output pin
P041 – General-purpose I/O port (3V pin)
64 O
A11 – External bus · Address bit11 output pin
DS705-00010-2v0-E 19
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P053 – General-purpose I/O port(3V pin)
77 A21 – O External bus · Address bit21 output pin
SPI_DO – SPI data output pin
P054 – General-purpose I/O port (3V pin)
78 A22 – O External bus · Address bit22 output pin
SPI_DI – SPI data input pin
20 DS705-00010-2v0-E
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P066 – General-purpose I/O port
133 PWM2P1 – E SMC ch.1 output pin
AN14 – ADC Analog 14 input pin
P067 – General-purpose I/O port
134 PWM2M1 – E SMC ch.1 output pin
AN15 – ADC Analog 15 input pin
P070 – General-purpose I/O port
137 PWM1P2 – E SMC ch.2 output pin
AN16 – ADC Analog 16 input pin
P071 – General-purpose I/O port
138 PWM1M2 – E SMC ch.2 output pin
AN17 – ADC Analog 17 input pin
P072 – General-purpose I/O port
139 PWM2P2 – E SMC ch.2 output pin
AN18 – ADC Analog 18 input pin
P073 – General-purpose I/O port
140 PWM2M2 – E SMC ch.2 output pin
AN19 – ADC Analog 19 input pin
P074 – General-purpose I/O port
PWM1P3 – SMC ch.3 output pin
141 E
AN20 – ADC Analog 20 input pin
PPG12_1 – PPG ch.12 output pin (1)
P075 – General-purpose I/O port
PWM1M3 – SMC ch.3 output pin
142 AN21 – E ADC Analog 21 input pin
SIN7_1 – LIN-UART ch.7 serial data input pin
PPG13_1 – PPG ch.13 output pin (1)
P076 – General-purpose I/O port
PWM2P3 – SMC ch.3 output pin
143 AN22 – E ADC Analog 22 input pin
SOT7_1 – LIN-UART ch.7 serial data output pin
PPG14_1 – PPG ch.14 output pin (1)
DS705-00010-2v0-E 21
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P077 – General-purpose I/O port
PWM2M3 – SMC ch.3 output pin
22 DS705-00010-2v0-E
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P085 – General-purpose I/O port
DS705-00010-2v0-E 23
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P093 – General-purpose I/O port
24 DS705-00010-2v0-E
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P101 – General-purpose I/O port
DS705-00010-2v0-E 25
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P110 – General-purpose I/O port
101 TX1 – C CAN transmission data1 output pin
26 DS705-00010-2v0-E
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P120 – General-purpose I/O port
FRCK1 – Free-run timer 1 clock input pin
SIN5 – LIN-UART ch.5 serial data input pin
166 C
INT6 – INT6 External interrupt input pin
TOT1 – Reload timer ch.1 output pin
PPG5_2 – PPG ch.5 output pin (2)
DS705-00010-2v0-E 27
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
P127 – General-purpose I/O port
91 K Multi-UART ch.0 serial data output pin / I2C ch.0 serial data
SOT0 – I/O pin
P130 – General-purpose I/O port
SCK0 – Multi-UART ch.0 clock I/O pin / I2C ch.0 clock I/O pin
92 INT0 – K INT0 External interrupt input pin
ICU1 – Input capture ch.1 input pin
TIOA0 – Base timer TIOA0 output pin
28 DS705-00010-2v0-E
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
PA2 – General-purpose I/O port (3V pin)
176 RIN2 – O Capture R2 input pin (RGB mode)
VIN0 – Capture VIN0 input pin (656 mode)
PA3 – General-purpose I/O port (3V pin)
177 RIN3 – O Capture R3 input pin (RGB mode)
VIN1 – Capture VIN1 input pin (656 mode)
PA4 – General-purpose I/O port (3V pin)
178 RIN4 – O Capture R4 input pin (RGB mode)
VIN2 – Capture VIN2 input pin (656 mode)
PA5 – General-purpose I/O port (3V pin)
179 RIN5 – O Capture R5 input pin (RGB mode)
VIN3 – Capture VIN3 input pin (656 mode)
DS705-00010-2v0-E 29
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
PC3 – General-purpose I/O port (3V pin)
191 O
BIN3 – Capture B3 input pin (RGB mode)
PC4 – General-purpose I/O port (3V pin)
192 O
BIN4 – Capture B4 input pin (RGB mode)
PC5 – General-purpose I/O port (3V pin)
193 O
BIN5 – Capture B5 input pin (RGB mode)
PC6 – General-purpose I/O port (3V pin)
194 O
BIN6 – Capture B6 input pin (RGB mode)
PC7 – General-purpose I/O port (3V pin)
195 O
BIN7 – Capture B7 input pin (RGB mode)
PD2 – General-purpose I/O port (3V pin)
2 O
ROUT2 – Display digital R2 output pin
PD3 – General-purpose I/O port (3V pin)
3 O
ROUT3 – Display digital R3 output pin
PD4 – General-purpose I/O port (3V pin)
4 O
ROUT4 – Display digital R4 output pin
PD5 – General-purpose I/O port (3V pin)
5 O
ROUT5 – Display digital R5 output pin
PD6 – General-purpose I/O port (3V pin)
6 O
ROUT6 – Display digital R6 output pin
PD7 – General-purpose I/O port (3V pin)
7 O
ROUT7 – Display digital R7 output pin
PE2 – General-purpose I/O port (3V pin)
8 O
GOUT2 – Display digital G2 output pin
PE3 – General-purpose I/O port (3V pin)
9 O
GOUT3 – Display digital G3 output pin
PE4 – General-purpose I/O port (3V pin)
10 O
GOUT4 – Display digital G4 output pin
PE5 – General-purpose I/O port (3V pin)
11 O
GOUT5 – Display digital G5 output pin
PE6 – General-purpose I/O port (3V pin)
12 O
GOUT6 – Display digital G6 output pin
PE7 – General-purpose I/O port (3V pin)
13 O
GOUT7 – Display digital G7 output pin
30 DS705-00010-2v0-E
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
PF2 – General-purpose I/O port (3V pin)
14 O
BOUT2 – Display digital B2 output pin
PF3 – General-purpose I/O port (3V pin)
15 O
BOUT3 – Display digital B3 output pin
PF4 – General-purpose I/O port (3V pin)
16 O
BOUT4 – Display digital B4 output pin
PF5 – General-purpose I/O port (3V pin)
17 O
BOUT5 – Display digital B5 output pin
PF6 – General-purpose I/O port (3V pin)
21 O
BOUT6 – Display digital B6 output pin
200 DCKIN – O Display reference clock input pin (for External sync)
CMDTRG – GDC command trigger input pin
PG1 – General-purpose I/O port (3V pin)
197 O
VSIN P Capture vertical sync signal input pin
PG2 – General-purpose I/O port (3V pin)
198 O
HSIN P Capture horizontal sync signal input pin
PG3 – General-purpose I/O port (3V pin)
199 O Display composite sync signal output pin, Graphics /
CSOUT –
Video switch (for External sync) output pin
PG4 – General-purpose I/O port (3V pin)
23 O
DCKOUT – Display reference clock output pin (for Internal sync)
PG5 – General-purpose I/O port (3V pin)
24 O Display vertical sync signal output pin (for Internal sync)/
VSYNC – Display vertical sync signal input pin (for External sync)
PG6 – General-purpose I/O port (3V pin)
25 O Display horizontal sync signal output pin (for Internal sync)/
HSYNC –
Display horizontal sync signal input pin (for External sync)
PG7 – General-purpose I/O port (3V pin)
26 O
DEOUT P Display enable display period output pin
PH3 – General-purpose I/O port (3V pin)
196 O
CCLK – For capture, capture clock input pin
204 REFOUT – T Clamp level output pin
203 AVR3 – S "L" side reference voltage for NTSC A/D converter pin
DS705-00010-2v0-E 31
I/O
Pin no. Pin Name Polarity circuit Function *2
types*1
205 VIN – S NTSC signal input pin
111 AVCC5 – – AD convertor analog power supply pin
201, 207 AVCC3 – – For NTSC, AD convertor analog power supply pin
112 AVRH5 – – AD convertor upper limit reference voltage pin
AVSS5/ AD convertor GND/ AD convertor lower limit reference
113 – –
AVRL5 voltage pin
202, 206 AVSS3 – – NTSC AD convertor GND pin
124 C_1 – – Built-in regulator capacitor connected pin 1
73 C_2 – – Built-in regulator capacitor connected pin 2
20 C_3 – – Built-in regulator capacitor connected pin 3
126,
136,146, DVCC – – SMC large current port power supply pin
156
125, 135,
DVSS – – SMC large current port GND pin
145, 155
89, 105,
VCC5 – – +5.0v power supply pin
122, 173
1, 18, 37,
53, 71, VCC3 – – +3.3v power supply pin
175, 189
19, 36,
52, 72,
82, 88,
VSS – – GND pin
104, 123,
174, 188,
208
*1: For the I/O circuit types, see “ I/O CIRCUIT TYPE”.
*2: For switching, see “I/O Port” of HARDWARE MANUAL.
32 DS705-00010-2v0-E
Standby control
CMOS input
Standby control
Automotive input
Standby control
TTL input
Standby control
C Pull-up control
• Analog I/O, General-purpose I/O port
• Output 1mA,2mA
Digital output
• Pull-up resistor control 50kΩ
• Pull-down resistor control 50kΩ
Digital output
• CMOS input
• Schmitt input
Pull-down control
• TTL input
• Automotive input
CMOS-hys input
Standby control
CMOS input
Standby control
Automotive input
Standby control
TTL input
Standby control
Analog input
DS705-00010-2v0-E 33
Stnadby control
CMOS input
Stnadby control
Automotive input
Stnadby control
TTL input
Stnadby control
Analog input
F1 • Schmitt input
• Pull-up resistor control 50kΩ (5V cont)
CMOS-hys input
F2 • Schmitt input
• Pull-down resistor control 50kΩ (5V cont)
CMOS-hys input
G • Open-drain I/O
• Output 25mA (NOD)
• TTL input
TTL input
J Automotive input
Automotive input
34 DS705-00010-2v0-E
CMOS-hys input
Standby control
CMOS input
Standby control
Automotive input
Standby control
TTL input
Standby control
Analog input
Standby control
Standby control
Pull-down control
CMOS-hys input
Standby control
TTL input
Standby control
DS705-00010-2v0-E 35
Mode input
Control
T Analog output(3V)
Analog output
36 DS705-00010-2v0-E
HANDLING PRECAUTIONS
Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly
affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This
page describes precautions that must be observed to minimize the chance of failure and to obtain higher
reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.
Always use semiconductor devices within the recommended operating conditions. Operation outside these
ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data
sheet. Users considering application outside the listed conditions are advised to contact their sales
representative beforehand.
Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause
deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to
prevent such overvoltage or over-current conditions at the design stage.
Shorting of output pins to supply pins or other output pins, or connection to large capacitance can
cause large current flows. Such conditions if present for extended periods of time can damage the
device.
Unconnected input pins with very high impedance levels can adversely affect stability of operation.
Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.
Code: DS00-00004-1E
DS705-00010-2v0-E 37
Latch-up
Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When
subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may
be formed, causing large current levels in excess of several hundred mA to flow continuously at the power
supply pin. This condition is called latch-up.
CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but
can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the
following:
(1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include
attention to abnormal noise, surge levels, etc.
(2) Be sure that abnormal current flows do not occur during the power-on sequence.
Fail-Safe Design
Any semiconductor devices have inherently a certain rate of failure. You must protect against injury,
damage or loss from such failures by incorporating safety design measures into your facility and equipment
such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating
conditions.
CAUTION: Customers considering the use of our products in special applications where failure or
abnormal operation may directly affect human lives or cause physical injury or property damage, or where
extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea
floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult
with sales representatives before such use. The company will not be responsible for damages arising from
such use without prior approval.
38 DS705-00010-2v0-E
Direct mounting onto boards normally involves processes for inserting leads into through-holes on the
board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the
soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for
storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended
mounting conditions.
If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can
lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment
of socket contacts and IC leads be verified before mounting.
You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder
reflow method, and has established a ranking of mounting conditions for each product. Users are advised to
mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.
Lead-Free Packaging
CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic
soldering, junction strength may be reduced under some conditions of use.
(1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product.
Store products in locations where temperature changes are slight.
(2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at
temperatures between 5°C and 30°C.
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
(4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.
DS705-00010-2v0-E 39
Baking
Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU
SEMICONDUCTOR recommended conditions for baking.
Condition: 125°C/24 h
Static Electricity
Because semiconductor devices are particularly susceptible to damage by static electricity, you must take
the following precautions:
(1) Maintain relative humidity in the working environment between 40% and 70%.
(2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
(3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high
resistance (on the level of 1 MΩ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize
shock loads is recommended.
(4) Ground all fixtures and instruments, or protect with anti-static measures.
(5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board
assemblies.
40 DS705-00010-2v0-E
(1) Humidity
Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high
humidity levels are anticipated, consider anti-humidity processing.
When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation.
In such cases, use anti-static measures or processing to prevent discharges.
Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely
affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to
protect the devices.
Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users
should provide shielding as appropriate.
CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible
substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.
Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental
conditions should consult with sales representatives.
http://edevice.fujitsu.com/fj/handling-e.pdf
DS705-00010-2v0-E 41
HANDLING DEVICES
This section explains the latch-up prevention and treatment of a pin.
Also, the analog power supply (AVCC5, AVRH5), the NTSC power supply (AVCC3, AVR3), analog input
and power supply to high-current output buffer pins must not be exceed the digital power supply (VCC5 or
VCC3) when the power supply to the analog system and high-current output buffer pins is turned on or off.
In the correct power-on sequence of the microcontroller, turn on the digital power supply (VCC5), analog
power supplies (AVCC5, AVRH5), and the power supply of high-current output buffer pins (DVCC)
simultaneously. Or, turn on the digital power supply (VCC5), and then turn on analog power supplies
(AVCC5, AVRH5) and the power supply of high-current output buffer pins (DVCC).
In the correct power-on sequence of GDC, similarly turn on the digital power supply (VCC3) and the NTSC
analog power supply (AVCC3) simultaneously. Or, turn on the digital power supply (VCC3), and then turn
on the NTSC analog power supply (AVCC3).
Also, if I/O pins are not used, they must be set to the output state for opening or they must be set to the
input state and treated in the same way as for the input pins.
42 DS705-00010-2v0-E
Vcc
Vss
Vcc Vss
Vss
Vcc Vcc
Vss
Vss Vcc
The power supply pins should be connected to VCC pin and VSS pin of this device at the low impedance
from the power supply source.
In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin
is recommended to use as a bypass capacitor between theVCC pin and the VSS pin.
The printed circuit board artwork is recommended to surround the X0 pin and X1 pin by ground circuits.
During power-on
To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to
have 50μs or longer (between 0.2V and 2.7V) during power-on.
DS705-00010-2v0-E 43
Also, similarly connect the pins of NTSC A/D converter power supply to have AVCC3=VCC3 and
AVSS3=VSS. At this time, open VIN/REFOUT.
Be sure to similarly turn on the digital power supply (VCC3) first, and then turn on the A/D converter
power supply (AVCC3) for NTSC and NTSC inputs (VIN, AVR). Also, turn off the A/D converter power
supplies and analog inputs first, and then turn off the digital power supply (VCC3).
Treatment of power supplies for high current output buffer pins (DVcc,
DVss)
Be sure to turn on the digital power supply (Vcc) first, and then turn on the power supplies for high current
output buffer pins (DVcc, DVss). Also, turn off the power supplies for high current output buffer pins first,
and then turn off the digital power supply (Vcc).
Even if the high current output buffer pins are used as general-purpose ports, the power supplies of high
current output buffer pins (DVcc, DVss) must be powered. (The power supplies of high current output
buffer pins and the digital power supplies can be turned on or off simultaneously. )
Treatment of C pin
This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to
assure the internal stabilization of the device. For the standard values, see the "Recommended Operating
Conditions" of the latest data sheet.
Power supply for GDC can be turned off separately from the microcontroller.
· Do not set a break point for the low-power consumption transition program.
· Do not execute an operation step for the low-power consumption transition program.
44 DS705-00010-2v0-E
The program must be written not to clear the flag to the status bit, and then to set the control bits to have the
desired value.
Especially, if multiple control bits are used, the bit instruction cannot be used. (The bit instruction can
access to a single bit only.) By the Byte, Half-word, or Word access, data is written to the control bits and
status flag simultaneously. During this time, take care not to clear other bits (in this case, the bits of status
flag) erroneously.
Note: These points can be ignored because the bit instructions to a register which supports RMW are
already taken the points into consideration. Care must be taken when the bit instruction is used to a
register which does not support RMW.
DS705-00010-2v0-E 45
BLOCK DIAGRAM
NTSC
clamp ADC Decoder
Camera Video
Frame buffer
capture Regulator
XBS
Line Sprite Line
Buffer Engine Engine Wild register XBS Crossbar Switch
Display
External Controller
LCD RAM
Command
Bus Bridge RAM
Flash
decoder · Main Flash
AHB · WorkFlash 64KB
bus From Master
On chip bus
To Slave On chip bus layer 2
bridge
asynchro From Master
nous To Slave
On chip bus layer 1
type
CRC
SOT2-7,SIN2-7,
Lin-UART (6ch) Sound generator (5ch)
SGO0-4,SGA0-4
SCK2-7
SOT0-1,SIN0-1,
Multi-function serial interface (2ch)
I/O Port
Input capture (6ch)
I/O Port
ICU0-5
Bus Bridge
OCU0-3 Output compare(4ch) (32-bit → 16-bit)
TIOA0-1,
Base-timer (2ch) External interrupt input (16ch)
INT0-15,
TRG0-5,
PPG (24ch) Real time clock
PPG0-23 WOT
Stepping motor controller (6ch) Low-voltage detection (Int. power supply low-voltage detection)
PWM1M0-5,
PWM1P0-5, Low-voltage detection (Ext. power supply low-voltage detection)
PWM2M0-5
Clock control
(Clock setting, Main timer, Sub timer, PLL timer)
Reload timer (4ch)
TIN0-3,TOT0-3
46 DS705-00010-2v0-E
MEMORY MAP
Memory map
MB91F599B/S,
MB91F599BH/S,
MB91F594B/S,
MB91F594BH/S
0000 0000H
I/O
0000 4000H Back up RAM (8KB)
0000 6000H
I/O
0001 0000H
RAM (64KB)
0002 0000H
Reserved
Access inhibit
0007 0000H
Flash memory
(1024+64) KB
0018 0000H
Access inhibit
0023 0000H
WorkFlash (64KB)
0024 0000H
Access inhibit
0040 0000H AHB
GDC control +
External area (96MB)
0640 0000H
FFFF FFFFH
DS705-00010-2v0-E 47
FFFF FFFFH
Note: The GDC area is executed mapping with the little endian.
48 DS705-00010-2v0-E
Memory map
MB91F597B/S,
MB91F597BH/S,
MB91F592B/S,
MB91F592BH/S
0000 0000H
I/O
0000 4000H Back up RAM (8KB)
0000 6000H
I/O
0001 0000H
RAM (40KB)
0001 A000H
Reserved
Access inhibit
0007 0000H
Flash memory
(512+64) KB
0010 0000H
Access inhibit
0023 0000H
WorkFlash (64KB)
0024 0000H
Access inhibit
0040 0000H AHB
GDC control +
External area (96MB)
0640 0000H
FFFF FFFFH
DS705-00010-2v0-E 49
FFFF FFFFH
Note: The GDC area is executed mapping with the little endian.
50 DS705-00010-2v0-E
Memory map
MB91F596B/S,
MB91F596BH/S,
MB91F591B/S,
MB91F591BH/S
0000 0000H
I/O
0000 4000H Back up RAM (8KB)
0000 6000H
I/O
0001 0000H
RAM (40KB)
0001 A000H
Reserved
Access inhibit
0007 0000H
Flash memory
(512+64) KB
0010 0000H
Access inhibit
0023 0000H
WorkFlash (64KB)
0024 0000H
Access inhibit
0040 0000H AHB
GDC control +
External area (96MB)
0640 0000H
FFFF FFFFH
DS705-00010-2v0-E 51
FFFF FFFFH
Note: The GDC area is executed mapping with the little endian.
52 DS705-00010-2v0-E
I/O MAP
The following I/O map shows the relationship between memory space and registers for peripheral
resources.
Note: The access by the data access attribute not described is disabled.
DS705-00010-2v0-E 53
• I/O Map
Address offset value / Register name
Address Block
+0 +1 +2 +3
PDR00[R/W] PDR01[R/W] PDR02[R/W] PDR03[R/W]
000000H B,H,W B,H,W B,H,W B,H,W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
PDR04[R/W] PDR05[R/W] PDR06[R/W] PDR07[R/W]
000004H B,H,W B,H,W B,H,W B,H,W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
PDR08[R/W] PDR09[R/W] PDR10[R/W] PDR11[R/W]
000008H B,H,W B,H,W B,H,W B,H,W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
Port data register
PDR12[R/W] PDR13[R/W]
00000CH B,H,W B,H,W ― ―
XXXXXXXX XX-XXXXX
PDRA[R/W] PDRB[R/W] PDRC[R/W] PDRD[R/W]
000010H B,H,W B,H,W B,H,W B,H,W
XXXXXX-- XXXXXX-- XXXXXX-- XXXXXX--
PDRE[R/W] PDRF[R/W] PDRG[R/W] PDRH[R/W]
000014H B,H,W B,H,W B,H,W B,H,W
XXXXXX-- XXXXXX-- XXXXXXXX ----X---
000018H
to ― ― ― ― Reserved
000028H
00002CH
to ― ― ― ― Reserved
000030H
000034H
to ― ― ― ― Reserved
000038H
WDTCR0[R/W] WDTCPR0[W] WDTCR1[R] WDTCPR1[W]
00003CH B,H,W B,H,W B,H,W B,H,W Watchdog timer [S]
-0--0000 00000000 ----0110 00000000
000040H ― ― ― ― Reserved
DICR [R/W]
000044H B ― ― ― Delay interrupt
XXXXXXX0
000048H
to ― ― ― ― Reserved
00005CH
TMRLRA0 [R/W] H TMR0 [R] H
000060H
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
Reload timer 0
TMRLRB0 [R/W] H TMCSR0 [R/W] B, H,W
000064H
XXXXXXXX XXXXXXXX 00000000 0-000000
000068H
to ― ― ― ― Reserved
00007CH
54 DS705-00010-2v0-E
DS705-00010-2v0-E 55
56 DS705-00010-2v0-E
DS705-00010-2v0-E 57
58 DS705-00010-2v0-E
DS705-00010-2v0-E 59
60 DS705-00010-2v0-E
DS705-00010-2v0-E 61
00031CH ― ― ―
DPVAR [R] W
000320H
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DPVSR [R/W] H
000324H ― ―
-------- 00000--0
DEAR [R] W
000328H
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DESR [R/W] H
00032CH ― ―
-------- 00000--0
PABR0 [R/W] W
000330H
XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000
PACR0 [R/W] H
000334H ― ―
000000-0 00000--0
PABR1 [R/W] W
000338H
XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000
PACR1 [R/W] H
00033CH ― ― MPU [S]
000000-0 00000--0
(Only the CPU can
PABR2 [R/W] W access this area)
000340H
XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000
PACR2 [R/W] H
000344H ― ―
000000-0 00000--0
PABR3 [R/W] W
000348H
XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000
PACR3 [R/W] H
00034CH ― ―
000000-0 00000--0
PABR4 [R/W] W
000350H
XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000
PACR4 [R/W] H
000354H ― ―
000000-0 00000--0
PABR5 [R/W] W
000358H
XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000
PACR5 [R/W] H
00035CH ― ―
000000-0 00000--0
PABR6 [R/W] W
000360H
XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000
PACR6 [R/W] H
000364H ― ―
000000-0 00000--0
PABR7 [R/W] W
000368H
XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000
62 DS705-00010-2v0-E
DS705-00010-2v0-E 63
00042CH ― ― ― ― Reserved
64 DS705-00010-2v0-E
DS705-00010-2v0-E 65
66 DS705-00010-2v0-E
000534H ― ― ― ―
000538H ― ― ― ―
00053CH ― ― ― ―
000540H
to ― ― ― ― Reserved
00054CH
EIRR0 ENIR0 ELVR0
External interrupt
000550H [R/W] B,H,W [R/W] B,H,W [R/W] B,H,W
(INT0 to INT7)
XXXXXXXX 00000000 00000000 00000000
EIRR1 ENIR1 ELVR1
External interrupt
000554H [R/W] B,H,W [R/W] B,H,W [R/W] B,H,W
(INT8 to INT15)
XXXXXXXX 00000000 00000000 00000000
000558H ― ― ― ― Reserved
WTDR[R/W] H
00055CH ― ―
00000000 00000000
WTCRH WTCRM WTCRL
000560H ― [R/W] B [R/W] B,H [R/W] B,H
------00 00000000 ----00-0
WTBRH WTBRM WTBRL Real-time clock
000564H ― [R/W] B [R/W] B [R/W] B
--XXXXXX XXXXXXXX XXXXXXXX
WTHR WTMR WTSR
000568H [R/W] B,H [R/W] B,H [R/W] B ―
---00000 --000000 --000000
Clock supervisor
*4:An initial value is
CSVCR
different by part
[R/W] B
00056CH ― ― ― number.For details,
-001110-
refer to the CSVCR
-001010-*4
register in chapter
“Clock Supervisor”
000570H
to ― ― ― ― Reserved
00057CH
DS705-00010-2v0-E 67
68 DS705-00010-2v0-E
DS705-00010-2v0-E 69
70 DS705-00010-2v0-E
DS705-00010-2v0-E 71
72 DS705-00010-2v0-E
DS705-00010-2v0-E 73
74 DS705-00010-2v0-E
DS705-00010-2v0-E 75
76 DS705-00010-2v0-E
DS705-00010-2v0-E 77
000F34H ― ― ― ―
EPODR06[R/W] EPODR07[R/W] EPODR08[R/W]
000F38H B,H,W B,H,W B,H,W ―
00000000 00000000 00000000 Extended Port output
EPODRGD EPODRGF drive register
000F3CH [R/W]B,H,W [R/W]B,H,W ― ―
----1010 --101010
PORTEN [R/W]
Port input enable
000F40H B,H,W ― ― ―
register
-------0
000F44H
to ― ― ― ― Reserved
000F4CH
GPLLCR[R/W] PTIMCR[R/W] PEDIVCR[R/W]
000F50H ― B,H,W B,H,W B,H,W
0------0 ----1111 -000-000
PDIVCR[R/W] SDIVCR0[R/W] SDIVCR1[R/W]
000F54H ― B,H,W B,H,W B,H,W
-0000000 --000000 ---00000
SSSCR0[R/W] SSSCR1[R/W]
000F58H ― B,H,W H,W GDC control register
----0000 000----- --------
PGRCR0[R/W] PGRCR1[R/W] PGRCR2[R/W]
000F5CH ― B,H,W B,H,W B,H,W
00----00 00000000 00000000
SGRCR0[R/W] SGRCR1[R/W] SGRCR2[R/W]
000F60H ― B,H,W B,H,W B,H,W
00----00 00000000 00000000
78 DS705-00010-2v0-E
DS705-00010-2v0-E 79
80 DS705-00010-2v0-E
DS705-00010-2v0-E 81
002088H ― ―
82 DS705-00010-2v0-E
NEWDT20 NEWDT10
002090H [R] B,H,W [R] B,H,W
00000000 00000000 00000000 00000000
NEWDT40 NEWDT30
002094H [R] B,H,W [R]B,H,W
00000000 00000000 00000000 00000000
002098H ― ―
00209CH ― ―
INTPND20 INTPND10
0020A0H [R] B,H,W [R] B,H,W
00000000 00000000 00000000 00000000
INTPND40 INTPND30
CAN0
0020A4H [R] B,H,W [R] B,H,W
(64msg)
00000000 00000000 00000000 00000000
0020A8 H ― ―
0020ACH ― ―
MSGVAL20 MSGVAL10
0020B0H [R] B,H,W [R] B,H,W
00000000 00000000 00000000 00000000
MSGVAL40 MSGVAL30
0020B4H [R] B,H,W [R] B,H,W
00000000 00000000 00000000 00000000
0020B8H ― ―
0020BCH ― ―
0020C0H
to Reserved
0020FCH
CTRLR1
STATR1[R/W] B,H,W
002100H [R/W] B,H,W
-------- 00000000
-------- 000-0001
ERRCNT1
BTR1[R/W] B,H,W
002104H [R] B,H,W
-0100011 00000001
00000000 00000000
INTR1
TESTR1[R/W] B,H,W CAN1
002108H [R] B,H,W
-------- X00000-- (32msg)
00000000 00000000
BRPER1
00210CH [R/W] B,H,W ―
-------- ----0000
IF1CREQ1 IF1CMSK1
002110H [R/W] B,H,W [R/W] B,H,W
0------- 00000001 -------- 00000000
DS705-00010-2v0-E 83
84 DS705-00010-2v0-E
002188H ― ―
00218CH ― ―
NEWDT21 NEWDT11
002190H [R] B,H,W [R] B,H,W
00000000 00000000 00000000 00000000
002194H ― ―
002198H ― ―
00219CH ― ―
INTPND21 INTPND11
0021A0H [R] B,H,W [R] B,H,W
00000000 00000000 00000000 00000000 CAN1
(32msg)
0021A4H ― ―
0021A8H ― ―
0021ACH ― ―
MSGVAL21 MSGVAL11
0021B0H [R] B,H,W [R] B,H,W
00000000 00000000 00000000 00000000
0021B4H ― ―
0021B8H ― ―
0021BCH ― ―
0021C0H
to Reserved
0021FCH
CTRLR2
STATR2[R/W] B,H,W
002200H [R/W] B,H,W
-------- 00000000
-------- 000-0001
ERRCNT2[R] B,H,W BTR2[R/W] B,H,W
002204H
00000000 00000000 -0100011 00000001
INTR2[R] B,H,W TESTR2[R/W] B,H,W CAN2
002208H
00000000 00000000 -------- X00000-- (32msg)
BRPER2
00220CH [R/W] B,H,W ―
-------- ----0000
IF1CREQ2[R/W] B,H,W IF1CMSK2[R/W] B,H,W
002210H
0------- 00000001 -------- 00000000
DS705-00010-2v0-E 85
002284H ― ―
002288H ― ―
00228CH ― ―
86 DS705-00010-2v0-E
002294H ― ―
002298H ― ―
00229CH ― ―
0022A4H ― ―
CAN2
0022A8H ― ― (32msg)
0022ACH ― ―
0022B4H ― ―
0022B8H ― ―
0022BCH ― ―
0022C0H
to ― ― ― ― Reserved
0022FCH
DFSTR
DFCTLR[R/W]B,H,W
002300H ― [R/W] B,H,W
-0------ --------
-----001
002304H ― ― ― ― WorkFlash
DS705-00010-2v0-E 87
88 DS705-00010-2v0-E
Interrupt vector
Interrupt
number Default
Interrupt
Interrupt factor
Deci Hexa- level
Offset address for RN*1
TBR
mal decimal
Reset 0 00 - 3FCH 000FFFFCH -
System reserved 1 01 - 3F8H 000FFFF8H -
System reserved 2 02 - 3F4H 000FFFF4H -
System reserved 3 03 - 3F0H 000FFFF0H -
System reserved 4 04 - 3ECH 000FFFECH -
FPU exception 5 05 - 3E8H 000FFFE8H -
Exception of instruction access protection
6 06 - 3E4H 000FFFE4H -
violation
Exception of data access protection violation 7 07 - 3E0H 000FFFE0H -
Data access error interrupt 8 08 - 3DCH 000FFFDCH -
INTE instruction 9 09 - 3D8H 000FFFD8H -
Instruction break 10 0A - 3D4H 000FFFD4H -
System Reserved 11 0B - 3D0H 000FFFD0H -
System Reserved 12 0C - 3CCH 000FFFCCH -
System Reserved 13 0D - 3C8H 000FFFC8H -
Exception of invalid instruction 14 0E - 3C4H 000FFFC4H -
NMI request/
15 (FH)
XBS RAM double-bit error generation/ 15 0F 3C0H 000FFFC0H -
Fixed
Backup RAM double-bit error generation
External interrupt 0-7 16 10 ICR00 3BCH 000FFFBCH 0
External interrupt 8-15 17 11 ICR01 3B8H 000FFFB8H 1
Reload timer 0/1 18 12 ICR02 3B4H 000FFFB4H 2
Reload timer 2/3 19 13 ICR03 3B0H 000FFFB0H 3
DS705-00010-2v0-E 89
Interrupt
number Default
Interrupt
Interrupt factor level
Offset address for RN*1
Deci Hexa- TBR
mal decimal
LIN-UART2(transmission completed) 25 19 ICR09 398H 000FFF98H 9
LIN-UART3(reception completed) 26 1A ICR10 394H 000FFF94H 10
LIN-UART3(transmission completed) 27 1B ICR11 390H 000FFF90H 11
LIN-UART4(reception completed) 28 1C ICR12 38CH 000FFF8CH 12
LIN-UART4(transmission completed) 29 1D ICR13 388H 000FFF88H 13
LIN-UART5(reception completed) 30 1E ICR14 384H 000FFF84H 14
LIN-UART5(transmission completed) 31 1F ICR15 380H 000FFF80H 15
LIN-UART6(reception completed) 32 20 ICR16 37CH 000FFF7CH 16
LIN-UART6(transmission completed) 33 21 ICR17 378H 000FFF78H 17
CAN0 34 22 ICR18 374H 000FFF74H -
CAN1 35 23 ICR19 370H 000FFF70H -
CAN2 36 24 ICR20 36CH 000FFF6CH -
Real time clock 37 25 ICR21 368H 000FFF68H -
Sound generator 0 /
38 26 ICR22 364H 000FFF64H 22
LIN-UART7(reception completed)
Sound generator 1 /
39 27 ICR23 360H 000FFF60H 23
LIN-UART7(transmission completed)
PPG0/1/10/11/20/21 40 28 ICR24 35CH 000FFF5CH 24
PPG2/3/12/13/22/23 41 29 ICR25 358H 000FFF58H 25
PPG4/5/14/15 42 2A ICR26 354H 000FFF54H 26
PPG6/7/16/17 43 2B ICR27 350H 000FFF50H 27
PPG8/9/18/19 44 2C ICR28 34CH 000FFF4CH 28
GDC / GDC_ALM 45 2D ICR29 348H 000FFF48H 29
Main timer/Sub timer/PLL timer 46 2E ICR30 344H 000FFF44H 30
Clock calibration unit
47 2F ICR31 340H 000FFF40H 31*3
(Sub oscillation) / Sound generator 4
A/D converter 48 30 ICR32 33CH 000FFF3CH 32
Clock calibration Unit
49 31 ICR33 338H 000FFF38H 33*3
( CR oscillation)
Free-run timer 0/2 50 32 ICR34 334H 000FFF34H -
Free-run timer 1/3 51 33 ICR35 330H 000FFF30H -
ICU0/6(fetching) 52 34 ICR36 32CH 000FFF2CH 36
ICU1/7(fetching) 53 35 ICR37 328H 000FFF28H 37
ICU2(fetching) 54 36 ICR38 324H 000FFF24H 38
ICU3(fetching) 55 37 ICR39 320H 000FFF20H 39
ICU4(fetching) 56 38 ICR40 31CH 000FFF1CH 40
ICU5(fetching) 57 39 ICR41 318H 000FFF18H 41
OCU0/1(match) 58 3A ICR42 314H 000FFF14H 42
OCU2/3(match) 59 3B ICR43 310H 000FFF10H 43
Base timer 0 IRQ0 /
Base timer 0 IRQ1 / 60 3C ICR44 30CH 000FFF0CH 44
Sound generator 2
90 DS705-00010-2v0-E
Interrupt
number Default
Interrupt
Interrupt factor Deci Hexa- level
Offset address for RN*1
TBR
mal decimal
Base timer 1 IRQ0 /
Base timer 1 IRQ1/
Sound generator3 / 61 3D ICR45 308H 000FFF08H 45*4
XBS RAM single bit error generation /
Backup RAM single bit error generation
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15 62 3E ICR46 304H 000FFF04H -
Delay interrupt 63 3F ICR47 300H 000FFF00H -
System Reserved
64 40 - 2FCH 000FFEFCH -
(Used for REALOSTM*5.)
System Reserved
65 41 - 2F8H 000FFEF8H -
(Used for REALOS.)
66 42 2F4H 000FFEF4H
Used with the INT instruction. | | - | | -
255 FF 000H 000FFC00H
*1: Does not support a DMA transfer request caused by an interrupt generated from a peripheral to which
no RN (Resource Number) is assigned.
*2: The status of the multi function serial interface does not support a DMA transfer request caused by I2C
reception.
*3: The clock calibration unit does not support a DMA transfer caused by an interrupt.
*4: No support for a DMA transfer caused by an interrupt because of the RAM ECC bit error.
*5: REALOS is a trademark of Fujitsu Semiconductor Limited, Japan.
DS705-00010-2v0-E 91
ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Ratings
Rating
Parameter Symbol Unit Remarks
Min Max
VCC5 Vss-0.3 Vss+6.0 V
Power supply voltage*1,*2 VCC3 Vss-0.3 Vss+4.0 V Vcc3 ≤ Vcc5
DVCC Vss-0.3 Vss+6.0 V DVcc ≤ Vcc5
AVRH5 ≤ AVcc5 ≤
AVCC5 Vss-0.3 Vss+6.0 V
Analog power supply Vcc5
voltage*1,*2 AVR3 ≤ AVcc3 ≤
AVCC3 Vss-0.3 Vss+4.0 V
Vcc3
AVRH5 Vss-0.3 Vss+6.0 V AVRH5 ≤ AVcc5
Analog reference voltage*1
AVR3 Vss-0.3 Vss+4.0 V AVR3 ≤ AVcc3
5V pins other than
VI1 Vss-0.3 Vcc5+0.3 V
SMC multiplied pins
Input voltage*1
VI2 Vss-0.3 Vcc3+0.3 V 3.3V dedicated pin
VI3 Vss-0.3 Vcc5+0.3 V SMC shared pin
VIA5 Vss-0.3 Vcc5+0.3 V
Analog pin input voltage*1
VIA3 Vss-0.3 Vcc3+0.3 V
5V pins other than
VO1 Vss-0.3 Vcc5+0.3 V
SMC multiplied pins
Output voltage*1
VO2 Vss-0.3 Vcc3+0.3 V 3.3V dedicated pin
VO3 Vss-0.3 Vcc5+0.3 V SMC shared pin
Maximum clamp current ICLAMP – 4 mA *9
Total maximum clamp current Σ|ICLAMP | – 20 mA *9
When setting to
IOL1 – 7 mA
2mA*6
"L" level maximum output When setting to
IOL2 – 40 mA
current *3 30mA*7
When setting to
IOL3 – 30 mA
20mA*8
When setting to
IOLAV1 – 2 mA
2mA*6
"L" level average output When setting to
IOLAV2 – 30 mA
current *4 30mA*7
When setting to
IOLAV3 – 20 mA
20mA*8
ΣIOL1 – 50 mA *6
"L" level total output
ΣIOL2 – 250 mA *7
current *5
ΣIOL3 – 50 mA *8
When setting to
IOH1 – -7 mA
2mA*6
"H" level maximum output When setting to
IOH2 – -40 mA
current *3 30mA*7
When setting to
IOH3 – -30 mA
20mA*8
When setting to
IOHAV1 – -2 mA
2mA*6
"H" level average output When setting to
IOHAV2 – -30 mA
current *4 30mA*7
When setting to
IOHAV3 – -20 mA
20mA*8
92 DS705-00010-2v0-E
Rating
Parameter Symbol Unit Remarks
Min Max
ΣIOH1 – -50 mA *6
"H" level total output
ΣIOH2 – -250 mA *7
current *5
ΣIOH3 – -50 mA *8
– 1250 mW LQFP product
Power consumption PD
– 2500 mW HQFP product
Operating temperature TA -40 +105 °C
Storage temperature Tstg -55 +150 °C
*1: These parameters are based on the condition that VSS=AVSS=DVSS=0.0V
*2: Caution must be taken that AVCC5 and DVCC do not exceed VCC5.Similarly,AVCC3 must not exceed VCC3.
*3: The maximum output current is defined as the value of the peak current flowing through any one of the
corresponding pins.
*4: The average output current is defined as the value of the average current flowing through any one of the
corresponding pins for a 10 ms period. The average value is the operation current × the operation ratio.
*5: The total output current is defined as the maximum current value flowing through all of corresponding pins.
*6: Outputs other than p60-p87 and 3V pin.
*7: Output of P60-P87 pins.
*8: Output of 3V pin.
*9: · Corresponding pins: all general-purpose ports except P90/ADTG.(Except for the dedicated analog port)
· Use within recommended operating conditions.
· Use at DC voltage (current).
· The + B signal should always be applied by connecting a limiting resistor between the + B signal and the
microcontroller.
· The value of the limiting resistor should be set so that the current input to the microcontroller pin does not
exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.
· Note that when the microcontroller drive current is low, such as in the low power consumption modes, the
+ B input potential can increase the potential at the VCC pin via a protective diode, possibly affecting
other devices.
· Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is
supplied through the pin, the microcontroller may operate incompletely.
· Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on
reset may not function in the power supply voltage.
· Do not leave + B input pins open.
MB91590 series
Protective diode
Limiting resistor current
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
DS705-00010-2v0-E 93
C_3
C_1 C_2
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the
semiconductor device. All of the electrical characteristics of the device are warranted when the
device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges.
Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact
sales representatives beforehand.
94 DS705-00010-2v0-E
3. DC characteristics
(TA:Recommended operating conditions, VCC5=5.0V ± 10%, VCC3=3.3V ± 10%, VSS=DVSS=AVSS=0.0V)
Sym Value
Parameter Pin name Conditions Unit Remarks
bol Min Typ Max
P060 to P067 CMOS input level is 0.7 VCC5+
VIH1 – V
P070 to P077 selected VCC5 0.3
P080 to P087 CMOS hysteresis 0.7 VCC5+
VIH2 – V
P090 to P097 input level is selected VCC5 0.3
P100 to P107 Automotive 0.8 VCC5+
VIH3 – V
P110 to P117 input level is selected VCC5 0.3
P120 to P127 TTL VCC5+
VIH4 P130 to P137 2.0 – V
input level is selected 0.3
RSTX,NMIX, 0.7 VCC5+
VIH5 – – V
MD2 VCC5 0.3
0.7 VCC5+
VIH7 MD0,MD1 – – V
VCC5 0.3
VCC5+
"H" level VIH8 DEBUGIF – 2.0 – V
0.3
input voltage P000 to P007
P010 to P017
P020 to P027 CMOS hysteresis 0.7 VCC3+
VIH10 P030 to P037 – V
input level is selected VCC3 0.3
P040 to P047
P050 to P057
PA2 to PA7 3.3V dedicated
PB2 to PB7 pin
PC2 to PC7
PD2 to PD7 TTL VCC3+
VIH11 PE2 to PE7 2.0 – V
input level is selected 0.3
PF2 to PF7
PG0 to PG7
PH3
DS705-00010-2v0-E 95
Value
Parameter Symbol Pin name Conditions Unit Remarks
Min Typ Max
P060 to P067
P070 to P077 VCC5 = 4.5V VCC5-
VOH1 – VCC5 V
P080 to P087 IOH = -1.0mA 0.5
P090 to P097
P100 to P107
P110 to P117 VCC5 = 4.5V VCC5-
VOH2 – VCC5 V
P120 to P127 IOH = -2.0mA 0.5
P130 to P137
P060 to P067
DVCC = 4.5V DVCC-
VOH3 P070 to P077 – DVCC V SMC shared pin
IOH = -30.0mA 0.5
P080 to P087
P000 to P007
"H" level VCC3 = 3.0V
VOH4 P010 to P017
output voltage IOH = -2.0mA
P020 to P027
P030 to P037
P040 to P047 VCC3 = 3.0V
VOH5 P050 to P057 IOH = -5.0mA
PA2 to PA7 VCC3- 3.3V dedicated
– VCC3 V
PB2 to PB7 0.5 pin
PC2 to PC7 VCC3 = 3.0V
VOH6
PD2 to PD7 IOH = -10.0mA
PE2 to PE7
PF2 to PF7 VCC3 = 3.0V
VOH7 PG0 to PG7 IOH = -20.0mA
PH3
96 DS705-00010-2v0-E
Sym Value
Parameter Pin name Conditions Unit Remarks
bol Min Typ Max
DS705-00010-2v0-E 97
Sym Value
Parameter Pin name Conditions Unit Remarks
bol Min Typ Max
P060 to P067
P070 to P077 VCC5 = 4.5V
VOL1 0 – 0.4 V
P080 to P087 IOL = 1.0mA
P090 to P097
P100 to P107
P110 to P117 VCC5 = 4.5V
VOL2 0 – 0.4 V
P120 to P127 IOL = 2.0mA
P130 to P137
P060 to P067
DVCC = 4.5V
VOL3 P070 to P077 0 – 0.55 V SMC shared pin
IOL = 30.0mA
P080 to P087
P127
P130 VCC5 = 4.5V I2C shared pin
VOL4 0 – 0.4 V
P132 IOL = 3.0mA (I2C is selected)
P133
"L" level
VCC5 = 2.7V
output voltage VOL5 DEBUGIF 0 – 0.25 V
IOL = 25.0mA
P000 to P007
P010 to P017 VCC3 = 3.0V
VOL6
P020 to P027 IOL = 2.0mA
P030 to P037
P040 to P047 VCC3 = 3.0V
VOL7 P050 to P057 IOL = 5.0mA
PA2 to PA7 3.3V dedicated
0 – 0.4 V
PB2 to PB7 pin
PC2 to PC7 VCC3 = 3.0V
VOL8
PD2 to PD7 IOL = 10.0mA
PE2 to PE7
PF2 to PF7 VCC3 = 3.0V
VOL9 PG0 to PG7 IOL = 20.0mA
PH3
98 DS705-00010-2v0-E
DS705-00010-2v0-E 99
100 DS705-00010-2v0-E
DS705-00010-2v0-E 101
4. AC Characteristics
(1) Main Clock Timing
(TA:Recommended operating conditions, VCC5=5.0V ± 10%, VSS=DVSS=AVSS=0.0V)
X0
PLL output
t1 t2 t3 tn-1 tn
Ideal clock
Slow
t3
t2
Deviation time t1 tn-1
tn
Fast
102 DS705-00010-2v0-E
Pin Value
Parameter Symbol Conditions Unit Remarks
name Min Typ Max
Source oscillation clock
FCL X0A,X1A – 32.768 – kHz
frequency
–
Source oscillation clock
tLCYL X0A,X1A – 30.52 – µs
cycle time
X0A
DS705-00010-2v0-E 103
Recommended guaranteed
operation range
Guaranteed
operation range
5.5
Power supply voltage VCC5 (V)
4.5
3.5
2 4 128
Note: The CPU will be reset at the power supply voltage 4V±0.3V or less.
X0 X1
R=0Ω
4MHz
C1=10pF C2=10pF
Note: As to the product with its clock supervisor’s initial value is “ON”, when the oscillator is unable
to start within 20ms from the stop state the clock supervisor will detect the oscillation stop. As
a result, the CPU moves to the fail safe operation.
Design your print circuit board so that the oscillator can start oscillation within 20ms.
104 DS705-00010-2v0-E
DS705-00010-2v0-E 105
tRSTL
RSTX
0.2Vcc5 0.2Vcc5
At Stop mode
tRSTL
RSTX
0.2 VCC5 0.2 VCC5
90% of
amplitude
X0
Internal operation
clock 100 μs
Oscillation time Oscillation stabilization
of oscillator waiting time
Instruction
Internal reset execution
106 DS705-00010-2v0-E
Pin Value
Parameter Symbol Conditions Unit Remarks
name Min Typ Max
When turning on
Level detection
– VCC5 – 2.1 2.3 2.5 V power for
voltage
microcontroller
Level detection During voltage
– VCC5 – – – 125 mV
hysteresis width drop
Level detection time – – – – – 30 us *1
VCC5 = at level
Slope detection
– VCC5 detection release – – 4 mV/µs *2
undetected standard
level time
Power off time tOFF VCC5 – 50 – – ms *3
*1: If the fluctuation of the power supply is faster than the low voltage detection time, there is the possibility to
generate or release after the power supply voltage has exceeded the detection voltage range.
*2: When setting the power supply fluctuation to this standard or less, it is possible to suppress the slope
detection. This is the standard when the power supply fluctuation is stable.
*3: This time is to start the slope detection at next power on after power down and internal charge loss.
DS705-00010-2v0-E 107
SCK ↓ → SCK0,SCK1
tSLOVE – 33 ns
SOT delay time SOT0,SOT1 External shift clock mode:
CL=50pF(When drive
Valid SIN →
tIVSHE – 10 – ns capability is 2mA or more.)
SCK ↑setup time SCK0,SCK1 CL=20pF(When drive
SCK ↑ → SIN0,SIN1 capability is 1mA)
tSHIXE 20 – ns
Valid SIN hold time
108 DS705-00010-2v0-E
2.4V
SOTx
0.8V
tIVSHI tSHIXI
VIH VIH
SINx VIL VIL
tF tSLOVE tR
2.4V
SOTx
0.8V
tIVSHE tSHIXE
VIH VIH
SINx VIL VIL
DS705-00010-2v0-E 109
Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR: SPI=0
(TA: Recommended operating conditions, VCC5=5.0V ± 10%, VSS=AVSS=0.0V)
110 DS705-00010-2v0-E
2.4V 2.4V
SCKx
0.8V
tSHOVI
2.4V
SOTx 0.8V
tIVSLI tSLIXI
VIH VIH
SINx
VIL VIL
tR tSHOVE tF
2.4V
SOTx
0.8V
tIVSLE tSLIXE
VIH VIH
SINx VIL VIL
DS705-00010-2v0-E 111
Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=0, SCR: SPI=1
(TA: Recommended operating conditions, VCC5=5.0V ± 10%, VSS=AVSS=0.0V)
Value
Parameter Symbol Pin name Conditions Unit
Min Min
SCK↑→SOT SCK0,SCK1,
tSHOVI -30 +30 ns
delay time SOT0,SOT1 Internal shift clock mode
CL=50pF(When drive capability is
Valid SIN→SCK↓
tIVSLI 2mA or more.) 34 – ns
setup time SCK0,SCK1, CL=20pF(When drive capability is
SCK↓→ SIN0,SIN1 1mA)
tSLIXI 0 – ns
Valid SIN hold time
SOT→SCK↓ SCK0,SCK1,
tSOVLI 2tCPP-30 – ns
delay time SOT0,SOT1
Serial clock "H" pulse
tSHSL tCPP+10 – ns
width
SCK0,SCK1
Serial clock "L" pulse
tSLSH 2tCPP-10 – ns
width
SCK↑→SOT SCK0,SCK1,
tSHOVE – 33 ns
delay time SOT0,SOT1 External shift clock mode
CL=50pF(When drive capability is
Valid SIN→SCK↓
tIVSLE 2mA or more.) 10 – ns
setup time SCK0,SCK1, CL=20pF(When drive capability is
SCK↓→ SIN0,SIN1 1mA)
tSLIXE 20 – ns
Valid SIN hold time
112 DS705-00010-2v0-E
2.4V
SCKx
0.8V tSHOVI 0.8V
tSOVLI
2.4V 2.4V
SOTx
0.8V 0.8V
tIVSLI tSLIXI
VIH VIH
SINx VIL VIL
* tF tR tSHOVE
2.4V 2.4V
SOTx
0.8V 0.8V
tIVSLE tSLIXE
VIH VIH
SINx VIL VIL
DS705-00010-2v0-E 113
Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR: SPI=1
(TA: Recommended operating conditions, VCC5=5.0V ± 10%, VSS=AVSS=0.0V)
Value
Parameter Symbol Pin name Conditions Unit
Min Min
SCK↓→SOT SCK0,SCK1,
tSLOVI -30 +30 ns
delay time SOT0,SOT1 Internal shift clock mode
CL=50pF(When drive capability is
Valid SIN→SCK↑
tIVSHI 2mA or more.) 34 – ns
setup time SCK0,SCK1, CL=20pF(When drive capability is
SCK↑→ SIN0,SIN1 1mA)
tSHIXI 0 – ns
Valid SIN hold time
SOT→SCK↑ SCK0,SCK1,
tSOVHI 2tCPP-30 – ns
delay time SOT0,SOT1
Serial clock "H"pulse
tSHSL tCPP+10 – ns
width
SCK0,SCK1
Serial clock "L" pulse
tSLSH 2tCPP-10 – ns
width
SCK↓→SOT SCK0,SCK1,
tSLOVE – 33 ns
delay time SOT0,SOT1 External shift clock mode
CL=50pF(When drive capability is
Valid SIN→SCK↑
tIVSHE 2mA or more.) 10 – ns
setup time SCK0,SCK1, CL=20pF(When drive capability is
SCK↑→ SIN0,SIN1 1mA)
tSHIXE 20 – ns
Valid SIN hold time
114 DS705-00010-2v0-E
2.4V 2.4V
SCKx
0.8V
tSOVHI
tSLOVI
2.4V 2.4V
SOTx
0.8V 0.8V
tIVSHI tSHIXI
VIH VIH
SINx VIL VIL
tSLOVE
*
2.4V 2.4V
SOTx
0.8V 0.8V
tIVSHE tSHIXE
VIH VIH
SINx VIL VIL
DS705-00010-2v0-E 115
Value
Pin
Parameter Symbol Conditions Unit
name
Min Max
tR tF
tSHSL tSLSH
SCK VIH VIH VIH
VIL VIL VIL
116 DS705-00010-2v0-E
*1: R and CL represent the pull-up resistance and load capacitance of the SCL and SDA output lines,
respectively.
Vp shows that the power-supply voltage of the pull-up resistor and IOL shows the VOL guarantee current.
*2: The maximum tHDDAT only has to be met if the device does not extend the "L" width (tLOW) of the SCL signal.
*3: A high-speed mode I2C bus device can be used on a standard mode I2C bus system as long as the device
satisfies the requirement of "tSUDAT ≥ 250 ns".
*4: tCPP is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when
use I2C.
DS705-00010-2v0-E 117
SDA
tSUDAT tSUSTA
tLOW tBUF
SCL
118 DS705-00010-2v0-E
(5)LIN-UART timing
Bit setting: ESCR: SCES=0, ECCR: SCDE=0
(TA: Recommended operating conditions, VCC5=5.0V ± 10%, VSS=AVSS=0.0V)
Con Value
Sym
Parameter Pin name ditio Unit Remarks
bol Min Max
ns
SCK2,SCK3,
Serial clock cycle time tSCYC SCK4,SCK5, 5tCPP – ns
SCK6,SCK7
SCK2,SCK3,
SCK4,SCK5,
SCK ↓ → SCK6,SCK7,
tSLOVI -50 +50 ns
SOT delay time SOT2,SOT3, Internal shift clock
SOT4,SOT5, – mode:
SOT6,SOT7 CL=80pF + 1 ∙ TTL
Valid SIN → SCK2,SCK3,
tIVSHI SCK4,SCK5, tCPP+80 – ns
SCK ↑setup time
SCK6,SCK7,
SCK ↑ → SIN2,SIN3,
tSHIXI SIN4,SIN5, 0 – ns
Valid SIN hold time
SIN6,SIN7
Serial clock "L" pulse
tSLSH SCK2,SCK3, 3tCPP-tR – ns
width
SCK4,SCK5,
Serial clock "H" pulse
tSHSL SCK6,SCK7 tCPP+10 – ns
width
SCK2,SCK3,
SCK4,SCK5,
SCK ↓ → SCK6,SCK7,
tSLOVE – 2tCPP+60 ns
SOT delay time SOT2,SOT3,
SOT4,SOT5,
External shift clock
SOT6,SOT7
– mode:
Valid SIN → SCK2,SCK3,
CL=80pF + 1 ∙ TTL
tIVSHE SCK4,SCK5, 30 – ns
SCK ↑setup time
SCK6,SCK7,
SCK ↑ → SIN2,SIN3,
tSHIXE SIN4,SIN5, tCPP+30 – ns
Valid SIN hold time
SIN6,SIN7
DS705-00010-2v0-E 119
2.4V
SCKx
0.8V
tSLOVI
2.4V
SOTx
0.8V
tIVSHI tSHIXI
VIH VIH
SINx VIL
VIL
tSLSH tSHSL
VIH VIH VIH
SCKx
VIL VIL
VIL
tR
tF tSLOVE
2.4V
SOTx
0.8V
tIVSHE tSHIXE
VIH VIH
SINx VIL VIL
120 DS705-00010-2v0-E
DS705-00010-2v0-E 121
2.4V
SCKx
0.8V
tSHOVI
2.4V
SOTx
0.8V
tIVSLI tSLIXI
VIH VIH
SINx VIL
VIL
tR tS LO V E tF
2 .4 V
SOTx
0 .8 V
tIV S LE tS LIX E
VIH VIH
S IN x VIL VIL
122 DS705-00010-2v0-E
tSCYC
2.4V
SCKx
0.8V tSHOVI 0.8V
t SOVLI
2.4V 2.4V
SOTx
0.8V 0.8V
t IVSLI t SLIXI
VIH VIH
SINx VIL VIL
DS705-00010-2v0-E 123
tSCYC
2.4V 2.4V
SCKx
0.8V
tSOVHI tSLOVI
2.4V 2.4V
SOTx
0.8V 0.8V
tIVSHI tSHIXI
VIH VIH
SINx VIL VIL
124 DS705-00010-2v0-E
tTRGH tTRGL
DS705-00010-2v0-E 125
tNMIL
126 DS705-00010-2v0-E
Pin Value
Parameter Symbol Conditions Unit Remarks
name Min Typ Max
Microcontroller
Power supply voltage VCC5 VCC5 – – – 5.5 V
unit
range
VCC3 VCC3 – – – 3.6 V GDC unit
When
power-supply
voltage falls at
VCC5 *1 3.9 4.1 4.3 V microcontroller
unit and detection
level is set
Detection voltage VDL initially
When
power-supply
voltage falls at
VCC3 *1 2.2 2.4 2.6 V
GDC unit and
detection level is
set initially
When
VCC5/
Hysteresis width VHYS – – – 125 mV power-supply
VCC3
voltage rises
Low voltage detection
Td – – – – 30 μs
time
Power supply voltage VCC5
– – -2 – 2 V/ms *2
fluctuation rate VCC3
*1: If the power supply voltage fluctuates within the time less than the low voltage detection time (Td), there is a
possibility that the low-voltage detection will occur or stop after the power supply voltage passes the
detection range.
*2: In order to perform the low-voltage detection at the detection voltage (VDL), be sure to suppress fluctuation
of the power supply voltage within the limits of the power supply voltage fluctuation rate.
DS705-00010-2v0-E 127
Pin Value
Parameter Symbol Conditions Unit Remarks
name Min Typ Max
Power supply voltage
VRDP5 – – – 1.3 V
range
When
Detection voltage VRDL * 0.8 0.9 1.0 V power-supply
VCC
voltage falls
When
Hysteresis width VRHYS – – – 50 mV power-supply
voltage rises
Low voltage detection
Td – – – – 30 µs
time
*: If the fluctuation of the power supply is faster than the low voltage detection time(Td), there is a possibility to
generate or release after the power supply voltage has exceeded the detection voltage range.
128 DS705-00010-2v0-E
VH VH
VL VL VH=VOL2+0.9 (VOH2-VOL2)
+ +
VL=VOL2+0.1 (VOH2-VOL2)
tR2 tF2
DS705-00010-2v0-E 129
Value
Parameter Symbol Pin name Conditions Unit Remarks
Min Max
MEM_XCS0
Chip Select delay time tcso – 18 ns
MEM_XCS1
Address delay time tao MEM_EA[24:0] – 18 ns
Data output delay time tdo – 18 ns
Data output → HiZ time tdoz – 18 ns
NOR Flash
tdsr 20 – ns
data setup time
NOR Flash MEM_ED[15:0] –
tdhr 0 – ns
data hold time
NOR Flash page Read
tdsp 20 – ns
data setup time
NOR Flash page Read
tdhp 0 – ns
data hold time
XRD delay time trdo MEM_XRD – 18 ns
XWR delay time twro MEM_XWR – 18 ns
Output delay is reference clock is an internal clock. The reference clock of MEM_RDY is an internal clock.
Internal CLK
t cso t cso
MEM_XCS0
MEM_XCS1
t ao t ao
MEM_EA[24:0]
MEM_RDY
t rdo t rdo
MEM_XRD
t dsr t dhr
MEM_ED[15:0]
130 DS705-00010-2v0-E
Internal CLK
t cso t cso
MEM_XCS0
MEM_XCS1
t ao t ao
MEM_EA[24:0]
MEM_RDY
twro t wro
MEM_XWR
t do t do tdo
MEM_ED[15:0] X
Internal CLK
t cso t cso
MEM_XCS0
MEM_XCS1
t ao t ao t ao
MEM_EA[24:0]
MEM_RDY
t rdo
MEM_XRD
MEM_ED[15:0]
DS705-00010-2v0-E 131
Twhsyncn
HSYNCn (i)
Tshsyncn Thhsyncn
Twvsyncn
VSYNCn (i)
Tsvsyncn Thvsyncn
132 DS705-00010-2v0-E
DS705-00010-2v0-E 133
AC Timing Parameters
This section describes parameters used for AC timing specifications. Select whether you use the DCLKO
reverse edge mode, depending on the use/non-use of delay mode.
Note: Clock duty ratio when the clock frequency division ratio is even or odd
AC specifications use the half-cycle of the display output clock DCLKO as a parameter. In AC
specifications, the first half-cycle is indicated as tdcyc_f, and the second half-cycle is indicated as tdcyc_l.
Note that clock duty ratio will not be 50%:50% when the clock frequency division ratio (specified in SC
field of DCM1 register) is odd. If the clock frequency division ratio is odd, the first half-cycle tdcyc_f
becomes different from the second half-cycle tdcyc_l.
Figure 1 Clock duty ratio when the clock frequency division ratio is even or odd
When the frequency division ratio is even
tdcyc
tdcyc_f tdcyc_l
DCLKO
(DCKinv=1)
tdcyc / 2 tdcyc / 2
Example: When the frequency division ratio is odd (frequency division ratio = 3)
tdcyc
tdcyc_f tdcyc_l
DCLKO
(DCKinv=1)
tdcyc / 3 2×(tdcyc / 3)
When the clock frequency division ratio is 5, tdcyc_f : tdcyc_l will be 2:3.
134 DS705-00010-2v0-E
tdcyc
tdcyc_f tdcyc_l
DCLKO
(DCKinv=1)
tdosu tdohd
Data signal
Data signal:
ROUT7~0, GOUT7~0, BOUT7~0, HSYNC, VSYNC, CSOUT/GV, DEOUT
tdcyc
tdcyc_f tdcyc_l
DCLKO
(DCKinv=0)
tdosu tdohd
Data signal
Data signal:
ROUT7~0, GOUT7~0, BOUT7~0, HSYNC, VSYNC, CSOUT/GV, DEOUT
DS705-00010-2v0-E 135
tdcyc
tpllcyc
DCLKO
(DCKinv=0)
(delay=0)
tdcyc_f tdcyc_l
DCLKO
(DCKinv=0)
(delay=3)
Figure 5 Built-in PLL Reverse Edge and Delay Mode Setup/Hold Definition
tdcyc
tpllcyc
DCLKO
(DCKinv=1)
(delay=0)
tdcyc_f tdcyc_l
DCLKO
(DCKinv=1)
(delay=3)
136 DS705-00010-2v0-E
Figure 6 Built-in PLL Both Edge and Delay Mode Setup/Hold Definition
tdcyc
tpllcyc
DCLKO
(delay=0)
tdcyc_f tdcyc_l
DCLKO
(delay=3)
The internal PLL is used to generate DCLKO (CKS field of DCM register = 0)
The frequency division ratio to the internal PLL of DCLKO is 2 or more (SC field of DCM register > 0)
The delay value is set as the unit for internal PLL clock by DCKD field of DCM3 register. The meanings of
DCKD setting value are shown below.
In delay mode, tdcyc_f and tdcyc_l are defined by the delay value above (e.g. "2" of "+2 PLL clock") as shown
below.
DS705-00010-2v0-E 137
tdcyc
tdcyc_f tdcyc_l
DCLKO
(DCKinv= 0)
tdosu tdohd
Data signal
Data signal:
ROUT7~0, GOUT7~0, BOUT7~0, HSYNC, VSYNC, CSOUT/GV, DEOUT
tdcyc
tdcyc_f tdcyc_l
DCLKO
(DCKinv=1)
tdosu tdohd
Data signal
Data signal:
ROUT7~0, GOUT7~0, BOUT7~0, HSYNC, VSYNC, CSOUT/GV, DEOUT
138 DS705-00010-2v0-E
AC Timing Specifications
DS705-00010-2v0-E 139
1/Fc i
CCLK
BIN7-2
GIN7-2 Tc is u Tc ih d
RIN7-2
HSIN
VSIN
VIN7-0
Value
Parameter Symbol Pin name Unit Remarks
Min Max
Capture input frequency Fci CCLK – 81.0 MHz
BIN7-2, GIN7-2,
Capture input setup time Tcisu 3.0 – ns
RIN7-2,
HSIN, VSIN,
Capture input hold time Tcihd 0.0 – ns
VIN7-0
140 DS705-00010-2v0-E
CMDTRG
Ttrg
DS705-00010-2v0-E 141
5. A/D Converter
(1) Electrical Characteristics
(TA: Recommended operating conditions, VCC5=AVCC5=5.0V ± 10%, VSS=AVSS=0.0V)
Sym Value
Parameter Pin name Unit Remarks
bol Min Typ Max
Resolution – – – – 10 bit
Total error – – – – ±3 LSB
Non linearity error – – – – ±2.5 LSB
Differential linearity error – – – – ±1.9 LSB
AN0 to AVSS- AVSS+
Zero transition voltage VOT – V 1LSB=
AN31 1.5LSB 2.5LSB
(AVCC-AVSS) /
AN0 to AVRH5- AVRH5+
Full-scale transition voltage VFST – V 1024
AN31 3.5LSB 0.5LSB
Sampling time tSMP – 1.2 – – μs *1
Compare time tCMP – 1.8 – – μs *1
A/D conversion time tCNV – 3.0 – – μs *1
AN0 to VAVSS ≤
Analog port input current IAIN -5 – +5 μA
AN31 VAIN ≤ VAVCC
AN0 to
Analog input voltage VAIN AVSS – AVRH5 V
AN31
AVRH5 ≤
AVRH AVRH5 4.5 – 5.5 V
Reference voltage AVCC5
AVRL AVSS – 0.0 – V
IA – – 4.0 mA
AVCC
IAH – – 6.0 μA *2
Power supply current
IR – 600 900 μA
AVRH5
IRH – – 5 μA *2
AN0 to
Variation between channels – – – 4 LSB
AN31
*1: Time for each channel.
*2: Power supply current (VCC = AVCC = 5.0 V) is specified if A/D converter is not operating and CPU is stopped.
Note: Be sure to use the clock with a frequency between 8MHz and 17MHz for the ADC compare clock in order
to ensure its accuracy.
142 DS705-00010-2v0-E
Non linearity error : Deviation of the actual conversion characteristics from a straight line that
connects the zero transition point ("00 0000 0000"← →"00 0000 0001") to the
full-scale transition point ("111111 1110" ← →"11 1111 1111").
Differential linearity : Deviation of the input voltage from the ideal value that is required to change the
error output code by LSB.
Total error : Difference between the actual value and the theoretical value. The total error
includes zero transition error, full-scale transition error, and non linearity error.
Total error
3FF
1.5 LSB
3FE Actual conversion
characteristics
3FD
{1 LSB × (N - 1) + 0.5 LSB}
Digital output
004 VNT
(Actually-measured value)
003
Actual conversion
002 characteristics
Ideal characteristics
001
0.5 LSB
AVSS AVRH5
Analog input
DS705-00010-2v0-E 143
Digital output
Digital output
value)
N
VNT (actual
004 measurement value)
V(N + 1) T
Actual conversion N-1 (actual measurement
003
characteristics value)
VNT
002 (actual measurement value)
Ideal characteristics Actual conversion
001 N-2
characteristics
VOT (actual measurement value)
AVSS AVRH5 AVSS AVRH5
(AVRL) Analog input (AVRL) Analog input
V(N + 1) T - VNT
Differential linearity error of digital output N = - 1 [LSB]
1LSB
VFST - VOT
1LSB = [V]
1022
VOT : Voltage at which the digital output changes from “000H” to “001 H”.
VFST : Voltage at which the digital output changes from “3FE H” to “3FF H”.
· External impedance values of the external input of 4.2 kΩ or lower (sampling time = 1.2 μs@ machine
clock of 16 MHz) are recommended. When the external impedance is too high, the sampling time for
analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor
(approx. 0.1 μF) to the analog input pin.
Analog input C
During sampling: ON
R C
MB91590series 4.0kΩ (Max) 16.1pF (Max)
144 DS705-00010-2v0-E
6. Flash memory
(1) Electrical Characteristics
Value
Parameter Unit Remarks
Min Typ Max
8 Kbyte sector*1,
– 200 800 ms excluding internal
preprogramming time
8 Kbyte sector*1,
– 300 1100 ms including internal
preprogramming time
Sector erase time
64 Kbyte sector*1,
– 400 2000 ms excluding internal
preprogramming time
64 Kbyte sector*1,
– 700 3700 ms including internal
preprogramming time
Exclusive of overhead time at
8-bit writing time – 9 288 µs
system level*1
Exclusive of overhead time at
16-bit writing time – 12 384 µs
system level*1
Exclusive of overhead time at
ECC writing time – 9 288 µs
system level*1
1,000 cycles/
20 years,
Temperature at writing/erasing
Erase cycle*2/ 10,000 cycles/
– – – Tj<+105°C,
Data retain time 10 years,
Average TA=+85°C*3
100,000 cycles/
5 years
*1: The guaranteed value for erasure up to 100,000 cycles.
*2: Number of erase cycles for each sector.
*3: This value comes from the technology qualification (using Arrhenius equation to translate high temperature
measurements into normalized value at + 85°C).
(2) Notes
While the Flash memory is written, shutdown of the external power (Vcc5) is prohibited.
In the application system where Vcc5 might be shut down while writing, be sure to turn the power off by
using an external voltage detector.
To put it concretely, after the external power supply voltage falls below the detection
voltage (VDL*1), hold Vcc5 at 2.7V or more within the duration calculated by the following expression:
*1: See “4.AC Characteristics (9) Low-voltage detection (External low-voltage detection) ”
DS705-00010-2v0-E 145
ORDERING INFORMATION
MB91F591BPMC-GSE1
MB91F591BSPMC-GSE1
MB91F591BHPMC-GSE1
MB91F591BHSPMC-GSE1
MB91F592BPMC-GSE1
MB91F592BSPMC-GSE1 208-pin plastic LQFP
(FPT-208P-M06)
MB91F592BHPMC-GSE1
MB91F592BHSPMC-GSE1
MB91F594BPMC-GSE1
MB91F594BSPMC-GSE1
MB91F594BHPMC-GSE1
MB91F594BHSPMC-GSE1
146 DS705-00010-2v0-E
PACKAGE DIMENSIONS
Dimension of LQFP-208(FPT-208P-M06)
208-pin plastic LQFP Lead pitch 0.50 mm
Package width ×
28.0 × 28.0 mm
package length
Weight 2.55 g
Code
(FPT-208P-M06) P-LFQFP208-28×28-0.50
(Reference)
208-pin plastic LQFP Note 1) * : These dimensions do not include resin protrusion.
(FPT-208P-M06) Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.
30.00±0.20(1.181±.008)SQ
* 28.00±0.10(1.102±.004)SQ
0.145±0.055
(.006±.002)
156 105
157 104
0.08(.003)
INDEX 0.10±0.05
0°~8° (.004±.002)
(Stand off)
208 53
"A"
Dimensions in mm (inches).
C
2003-2010 FUJITSU SEMICONDUCTOR LIMITED F208027S-c-3-5 Note: The values in parentheses are reference values.
DS705-00010-2v0-E 147
Package width ×
28.0 mm × 28.0 mm
package length
Weight 5.71g
208-pin plastic QFP Note 1) * : These dimensions do not include resin protrusion.
(FPT-208P-M04) Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.
30.60±0.20(1.205±.008)SQ
+0.03
0.17 –0.08
+.001
156 105 .007 –.003
157 104
0.08(.003)
+0.10
0.40 –0.15
+.004
INDEX 0°~8° .016 –.006
(Stand off)
208 53
"A"
0.50±0.20 0.25(.010)
(.020±.008)
LEAD No. 1 52
0.60±0.15
0.50(.020) (.024±.006)
0.22±0.05
0.08(.003) M
(.009±.002)
Dimensions in mm (inches).
C 2003-2010 FUJITSU SEMICONDUCTOR LIMITED F208020S-c-3-6 Note: The values in parentheses are reference values.
148 DS705-00010-2v0-E
DS705-00010-2v0-E 149
150 DS705-00010-2v0-E
DS705-00010-2v0-E 151
Specifications are subject to change without notice. For further information please contact each office.
152 DS705-00010-2v0-E