Tda 7561
Tda 7561
Features
■ Multipower BCD technology
■ DMOS power output
■ High output power capability 4 x 25 W / 4 @
14.4 V, 1 kHz, 10 % THD, 4 x 35 W EIAJ
■ Max. output power 4 x 60 W / 2 '!0'03
'!0'03
■ Full I2C
bus driving: Flexiwatt25 Flexiwatt25
– Standby (vertical) (horizontal)
– Independent front/rear soft play/mute
– Selectable gain 26 dB - 12 dB (for low noise
line output function)
– I2C bus digital diagnostics
Thanks to the DMOS output stage the TDA7561
■ Full fault protection has a very low distortion allowing a clear powerful
■ DC offset detection sound.
■ Four independent short circuit protection This device is equipped with a full diagnostics
■ Clipping detector array that communicates the status of each
speaker through the I2C bus.The possibility to
■ ESD protection control the configuration and behaviour of the
device by means of the I2C bus makes TDA7561
Description a very flexible machine.
Contents
2 Pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.4 Electrical characteristics curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
5 Multiple faults . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
5.1 Faults availability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6 I2C bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
6.1 I2C programming/reading sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
6.2 I2C bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
6.2.1 Data validity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
6.2.2 Start and stop conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
6.2.3 Byte format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
6.2.4 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
7 Software specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
9 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
List of tables
List of figures
&
). 2&
/54 2&
D"
/54 2&
3(/24 #)2#5)4
2 02/4%#4)/.
). 22 $)!'./34)#
/54 22
D"
/54 22
3(/24 #)2#5)4
& 02/4%#4)/.
). ,& $)!'./34)#
/54 ,&
D"
/54 ,&
3(/24 #)2#5)4
2 02/4%#4)/.
). ,2 $)!'./34)#
/54 ,2
D"
/54 ,2
3(/24 #)2#5)4
02/4%#4)/.
$)!'./34)#
07?'.$
'!0'03
# #
M& M&
6CC 6CC
$!4! /54 2&
)# "53
#,+
# M&
/54 22
). 2&
# M&
). 22
/54 ,&
# M&
). ,&
# M& /54 ,2
). ,2
3 '.$ 4!"
+
# # 6
M& M&
#$ /54
'!0'03
2 Pins description
$!4!
07?'.$ 22
/54 22
#+
/54 22
6##
/54 2&
07?'.$ 2&
/54 2&
!# '.$
). 2&
). 22
3 '.$
&LEXIWATT HORIZONTAL
). ,2
). ,&
362
/54 ,&
07?'.$ ,&
/54 ,&
6##
/54 ,2
#$ /54
/54 ,2
07?'.$ ,2
4!"
'!0'03
3 Electrical specifications
Power amplifier
PO = 1 W to 10 W - 0.04 0.1 %
THD Total harmonic distortion
GV = 12 dB; VO = 0.1 to 5 VRMS - 0.02 0.05 %
CT Cross talk f = 1 kHz to 10 kHz, Rg = 600 50 60 - dB
RIN Input impedance - 80 100 130 k
GV1 Voltage gain 1 - 25 26 27 dB
GV1 Voltage gain match 1 - -1 - 1 dB
GV2 Voltage gain 2 - 11 12 13 dB
GV2 Voltage gain match 2 - -1 - 1 dB
EIN1 Output noise voltage 1 Rg = 600 , 20 Hz to 22 kHz - 35 80 µV
Rg = 600 ; GV = 12 dB
EIN2 Output noise voltage 2 - 12 20 µV
20 Hz to 22 kHz
f = 100 Hz to 10 kHz;
SVR Supply voltage rejection 50 60 - dB
Vr = 1 Vpk; Rg = 600
BW Power bandwidth - 100 - - kHz
ASB Standby attenuation - 90 110 - dB
ISB Standby current - - 25 100 µA
AM Mute attenuation - 80 100 - dB
VOS Offset voltage Mute & play -100 0 100 mV
VAM Min. supply mute threshold - 7 7.5 8 V
TON Turn-on delay D2/D1 (IB1) 0 to 1 - 20 40 ms
TOFF Turn-off delay D2/D1 (IB1) 1 to 0 - 20 40 ms
CDLK Clip det. high leakage current CD off - 0 15 µA
CDSAT Clip det. sat. voltage CD on; ICD = 1 mA - 150 300 mV
CDTHD Clip det. THD level VS > 10 V - 1 2 %
Figure 6. Output power vs. supply voltage, Figure 7. Distortion vs output power,
RL = 4 RL = 2
0O 7 4( $
0O MAX
6 S 6
2, /HM
2, / HM
F +( Z
4( $
F K (Z
F K (Z
4( $
6S 6 '!0'03 0O 7 '!0'03
4($ 4( $
6S 6
6 S 6 2, /HM
2, / HM 0O 7
F K(Z
F K (Z
0O 7 '!0'03 F (Z '!0'03
Figure 10. Distortion vs. frequency, RL = 4 Figure 11. Crosstalk vs. frequency
6S 6
2, /HM
0O 7
6S 6
2, /HM
0O 7
2G /HM
F (Z F (Z '!0'03
'!0'03
Figure 12. Supply voltage rejection vs. Figure 13. Power dissipation and efficiency
frequency vs. output power (4, SINE)
H
6S 6
2, X /HM
F +(Z 3).%
0TOT
2G /HM
6R IPPLE 6 PK
F (Z '!0'03
0O 7 '!0'03
Figure 14. Power dissipation vs. average output Figure 15. Power dissipation vs. average output
power (audio program simulation, 4) power (audio program simulation, 2
0TOT 7 0TOT 7
6S 6 6S 6
2, X /HM 2, X /HM
'!533)!. ./)3% #,)0 '!533)!. ./)3% #,)0
34!24 34!24
0O 7 '!0'03 0O 7 '!0'03
,VRXUFH ,VRXUFH
,VLQN
,VLQN
aPV W PV
0HDVXUHWLPH
'!0'03
Figure 17 and 18 show SVR and output waveforms at the turn-on (stand-by out) with and
without turn-on diagnostic.
Figure 17. SVR and output behaviour (case 1: without turn-on diagnostic)
6SVR
/UT
0ERMANENT DIAGNOSTIC
ACQUISITION TIME M3 4YP
$IAGNOSTIC %NABLE T
"IAS POWER AMP TURN ON
0ERMANENT &! 5,4
EVENT 2EAD $ATA
Figure 18. SVR and output pin behaviour (case 2: with turn-on diagnostic)
6 S VR
/UT 4URN ON DIAGNOSTIC
0ERMANENT DIAGNOSTIC
ACQUISITION TIME M3 4YP
ACQUISITION TIME M3 4YP
T
$IAGNOSTIC %NABLE 4URN ON $ IAGNOSTICS DATA OUTPUT
$IAGNOSTIC %NABLE
&!5,4
4URN ON PERMITTED TIME EVENT
0ERMANENT
"IAS POWER AMP TURN ON 2EAD $ATA 0ERMANENT $IAGNOSTIC DATA OUTPUT
) # " $ !4! PERMITTED TIME PERMITTED TIME
'!0'03
The information related to the outputs status is read and memorized at the end of the
current pulse top. The acquisition time is 100 ms (typ.). No audible noise is generated in the
process. As for short to GND / Vs the fault-detection thresholds remain unchanged from 26
dB to 12 dB gain setting. They are as follows:
Concerning short across the speaker / open speaker, the threshold varies from 26 dB to 12
dB gain setting, since different loads are expected (either normal speaker's impedance or
high impedance). The values in case of 26 dB gain are as follows:
If the line-driver mode (Gv = 12 dB and line driver mode diagnostic = 1) is selected, the
same thresholds will change as follows:
Figure 22. Restart timing without diagnostic enable (permanent) - Each 1 mS time, a
sampling of the fault is done
/UT
M3 M3 M3 M3 M3
T
/VERCURRENT AND SHOR T
CIRCUIT PROTECTION INTERVENTION 3HORT CI RCUI T REMOVED
IE SHORT CIRCUI T T O '.$ '!0'03
5 Multiple faults
S. Vs + S.
S. GND (so) S. GND S. GND S. GND S. GND
GND
S. GND (sk) / S. GND S. Vs S. GND Open L. (*)
S. Vs / / S. Vs S. Vs S. Vs
S. Across L. / / / S. Across L. N.A.
Open L. / / / / Open L. (*)
S. GND (so) / S. GND (sk) in the above table make a distinction according to which of the 2
outputs is shorted to ground (test-current source side= so, test-current sink side = sk). More
precisely, so = CH+, sk = CH-.
In permanent diagnostic the table is the same, with only a difference concerning Open
Load(*), which is not among the recognizable faults. Should an Open Load be present during
the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle
(i.e. at the successive Car Radio Turn on).
6 I2C bus
6.2.4 Acknowledge
The transmitter puts a resistive HIGH level on the SDA line during the acknowledge clock
pulse (see Figure 26). The receive the acknowledges has to pull-down (LOW) the SDA line
during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock
pulse.
Transmitter:
– master (µP) when it writes an address to the TDA7561
– slave (TDA7561) when the µP reads a data byte from TDA7561
Receiver:
– slave (TDA7561) when the µP writes an address to the TDA7561
– master (µP) when it reads a data byte from TDA7561
3$!
3#,
3#,
)#"53
3$!
3#,
3$!
-3"
!#+./7,%$'-%.4
34!24 &2/- 2%#%)6%2 '!0'03
7 Software specifications
Chip address
D7 D0
1 1 0 1 1 0 0 X D8 Hex
X = 0 Write to device
X = 1 Read from device
If R/W = 0, the µP sends 2 "Instruction Bytes": IB1 and IB2.
Table 6. IB1
Bit Instruction decoding bit
D7 X
Diagnostic enable (D6 = 1)
D6
Diagnostic defeat (D6 = 0)
Offset detection enable (D5 = 1)
D5
Offset detection defeat (D5 = 0)
Front channel
D4 Gain = 26dB (D4 = 0)
Gain = 12dB (D4 = 1)
Rear channel
D3 Gain = 26dB (D3 = 0)
Gain = 12dB (D3 = 1)
Mute front channels (D2 = 0)
D2
Unmute front channels (D2 = 1)
Mute rear channels (D1 = 0)
D1
Unmute rear channels (D1 = 1)
D0 X
Table 7. IB2
Bit Instruction decoding bit
D7 X
D6 Used for testing
D5 Used for testing
Standby on - Amplifier not working - (D4 = 0)
D4
Standby off - Amplifier working - (D4 = 1)
Power amplifier mode diagnostic (D3 = 0)
D3
Line driver mode diagnostic (D3 = 1)
D2 X
D1 X
D0 X
If R/W = 1, the TDA7561 sends 4 "Diagnostics Bytes" to µP: DB1, DB2, DB3 and DB4.
Table 8. DB1
Bit Instruction decoding bit
Table 9. DB2
Bit Instruction decoding bit
D7 X
D6 X
D5 X
Channel RR
D4 Turn-on diagnostic (D4 = 0)
Permanent diagnostic (D4 = 1)
Channel RR
D3 Normal load (D3 = 0)
Short load (D3 = 1)
Channel RR
Turn-on diag.: No open load (D2 = 0)
D2 Open load detection (D2 = 1)
Permanent diag.:No output offset (D2 = 0)
Output offset detection (D2 = 1)
D1 Channel RRNo short to Vcc (D1 = 0) Short to Vcc (D1 = 1)
D0 Channel RRNo short to GND (D1 = 0) Short to GND (D1 = 1)
Start Address byte with D0 = 0 ACK IB1 with D6 = 1 ACK IB2 ACK STOP
Start Address byte with D0 = 1 ACK DB1 ACK DB2 ACK DB3 ACK DB4 ACK STOP
Start Address byte with D0 = 0 ACK IB1 ACK IB2 ACK STOP
X000000X XXX1X0XX
Start Address byte with D0 = 0 ACK IB1 ACK IB2 ACK STOP
X0XXXXXX XXX0XXXX
Start Address byte with D0 = 0 ACK IB1 ACK IB2 ACK STOP
XX1XX11X XXX1X0XX
5 - Offset detection procedure stop and reading operation (the results are valid only for the
offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4).
Start Address byte with D0 = 1 ACK DB1 ACK DB2 ACK DB3 ACK DB4 ACK STOP
● The purpose of this test is to check if a DC offset (2V typ.) is present on the outputs,
produced by input capacitor with anomalous leakage current or humidity between pins.
● The delay from 4 to 5 can be selected by software, starting from 1 ms.
9 Package information
"
6
(
(
6
( !
(
/
2
2
,
6
2
.
,
2
, ,
6
,
6
2 $
2
, 2 2
0IN
%
' ' &
&,%8-%
- -
'!0'03
9
&
%
+
9 + $
+
+
'
5
5
9
/
5
5
/
9
/
/
9 0
/
/
/
5
0
3
(
5
* * ) 0
&
*$3*36
10 Revision history
December 2002 4 -
Document reformatted.
Added Table 1: Device summary on page 1.
17-May-2012 5
Added Figure 28: Flexivatt25 (horizontal) mechanical data and
package dimensions on page 25.
16-Sep-2103 6 Updated Disclaimer.
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE
SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B)
AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS
OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT
PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS
EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY
DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE
DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
Authorized Distributor
STMicroelectronics:
TDA7561