Scribd
Upload
51 views1 page

Microprocessors and Application: 3 Yr B.Tech. - Computer Science & Engineering/Information Technology

This document outlines the examination structure for the Microprocessors and Application course for B.Tech students in the 2023-24 academic year. It includes various questions covering topics such as data buses, memory banking, instruction formats, and programming tasks related to microprocessors. Students are required to attempt all questions, with each question carrying equal marks.

Uploaded by

ashwinbrijwasi22
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
51 views1 page

Microprocessors and Application: 3 Yr B.Tech. - Computer Science & Engineering/Information Technology

This document outlines the examination structure for the Microprocessors and Application course for B.Tech students in the 2023-24 academic year. It includes various questions covering topics such as data buses, memory banking, instruction formats, and programming tasks related to microprocessors. Students are required to attempt all questions, with each question carrying equal marks.

Uploaded by

ashwinbrijwasi22
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

Sub Code: BCST-601 ROLL NO……………..……………..

EVEN SEMESTER EXAMINATION, 2023 – 24


3 yr B.Tech. – Computer Science & Engineering/Information Technology
rd

Microprocessors and application


Duration: 3:00 hrs Max Marks: 100
Note: - Attempt all questions. All Questions carry equal marks. In case of any ambiguity or missing data,
the same may be assumed and state the assumption made in the answer.
Q 1. Answer any four parts of the following. 5x4=20
a) Give the size of data bus and address bus in 8086, 8088 and 80186 and Pentium
processor.
b) Explain various data transfer scheme and interfacing device.
c) Differentiate between hardware and software interrupts?
d) What is the importance of memory banking in 8086 processors? Justify with
example.
e) Explain the data manipulation instructions of 8086.
f) If CS= 24F6H and IP= 634AH determine the logical address, offset address, physical
address, the lower range of code segment and upper range of code segment.
Q 2. Answer any four parts of the following. 5x4=20
a) Draw and explain the flag of 8086.
b) Explain the following instruction: DAA, XLAT, LAHF and AAA related to 8086.
c) Outline the difference between microprocessor and microcontroller.
d) Write a note evolution of microprocessor.
e) What do you mean by ADC and DAC interfacing
f) Discuss instruction format. Explain the role of bit D and bit W.

Q 3. Answer any two parts of the following. 10x2= 20


a) Write a program to subtract two 16-bit numbers where starting address is 3000 and
the numbers are at 4000 and 4002 memory address and store result into 4004 and 4006
memory address.
b) Define embedded system. With neat diagram, discuss the architecture of 8051 and
mention their function.
c) Define USART. Discuss the architecture and working of USART.
Q 4. Answer any two parts of the following. 10x2= 20
a) Write an ALP to arrange 10 numbers in ascending order.
b) Draw the internal architecture of 8253 and discuss various operating modes of 8253.
c) Draw and discuss the timing diagram for read and write operation in minimum and
maximum mode.
Q 5. Answer any two parts of the following. 10x2= 20
a) Write a program to add two Binary Coded Decimal (BCD) numbers stored at
locations 60H and 61H and store the result in BCD at memory locations 52H and 53H.
Assume that the least significant byte of the result is stored in low address.
b) Draw and explain master slave mode of 8259 processor with suitable example.
c) What do you mean by addressing mode. Discuss in detail about the difference
addressing mode of 8086. Give example of each type.

**********

You might also like