0% found this document useful (0 votes)
16 views42 pages

BJT and Fet Notes

BJT AND FET NOTES

Uploaded by

anu13yadav.mtr
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
16 views42 pages

BJT and Fet Notes

BJT AND FET NOTES

Uploaded by

anu13yadav.mtr
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 42

By J. Mathenge

1
2
3
• Transistor biasing refers to the process of setting the DC
operating point(Q point), of a transistor circuit to ensure
and ! " in various
electronic circuits, such as amplifiers, oscillators, and
switches.
• The #! junction is ! $ and
! # junction is % & $ ! $.

4
$ %

(i) Base bias

(ii) Base Bias with emitter feedback

(iii) Base Bias with collector feedback

(iv) Base Bias with collector and emitter feedback

(v) Emitter Bias with two supplies

(vi) Voltage divider bias

5
' ( $)

6
' ( $)

7
#

8
#

9
* # $ ' ( )

10
* # $
'+ ( )

11
* # $

12
+ "

13
+ "

14
(

15
,

16
FET’s
Current Controlled vs Voltage Controlled Devices

18
19
Types of Field Effect Transistors
(The Classification)

20
JFET Construction
There are two types of JFET’s: n channel and p channel. The n channel is more
widely used.

There are three ohmic terminals:


Drain (D) and Source (S) are connected to n channel; Gate (G) is connected to
the p type material.
21
N Channel JFET Operation

The nonconductive depletion region becomes thicker with increased reverse bias.
( The two gate regions of each FET are connected to each other.)

22
-# .

P Channel JFET operates in a similar manner as the n channel JFET except


the voltage polarities and current directions are reversed

23
Symbols

24
BJT VS FET

Since IG=0, ID=IS

25
JFET as an Amplifier

VGG= Bias voltage

26
JFET as an Amplifier
• A small change in the reverse bias on the gate produces a large
change in drain current. This fact makes JFET capable of raising the
strength of a weak signal.

• During the positive half of signal, the reverse bias on the gate
decreases. This increases the channel width and hence the drain
current.

• During the negative half cycle of the signal, the reverse voltage on the
gate increases. Consequently, the drain current decreases. The result
is that a small change in voltage at the gate produces a large change
in drain current.

• These large variations in drain current produce large output across


the load RL. In this way, JFET acts as an amplifier.
27
Output Characteristics of JFET
• At first, the drain current ID rises rapidly with drain source voltage VDS but
then becomes constant.
• The drain source voltage above which drain current becomes constant is
known as %% .
• After pinch off voltage, the channel widtha becomes so narrow that depletion
layers almost touch each other.
• The drain current passes through the small passage between these layers.
• Therefore, increase in drain current is very small with VDS above pinch off
voltage. Consequently, drain current remains constant.

28
Output Characteristics of JFET

At the pinch off point:


• any further increase in VGS does not produce any increase in ID. VGS
at
pinch off is denoted as Vp.
• ID is at saturation or maximum. It is referred to as IDSS.
• The ohmic value of the channel is at maximum. 29
, $#
Some Important
'/ )
Terms
,,

!!
It is sometimes called " # .

30
, $# $
Important
'/ )
Terms
,,

• Since is measured under shorted gate conditions, it is the


maximum drain current that you can get with normal operation of
$%&'.
• There is a maximum drain voltage [ (( ))] that can be applied to a
$%&'. If the drain voltage exceeds (( )), $%&' would breakdown
• The region between * and (( )) (breakdown voltage) is called
or . As long as is kept within
this range, will remain constant for a constant value of . In other
words, in the active region, $%&' behaves as a constant–current device.
• For proper working of $%&', it must be operated in the active region.

31
Important Terms
- %% '*-)

• ( ( (
+# (

0 # %% 1*0, ' %%)2

( + !!
# ( "

32
Important Terms
• We note that gate source cut off voltage
[ ( !!)] on the transfer characteristic is
equal to pinch off voltage * on the drain
characteristic

33
Important Terms
3 3$ ' $)

34
Important Terms
$ ' % )

35
Important Terms
+ % % '4)
• !
;
(; )

36
%
The input output transfer characteristic of the JFET is not as
straight forward as it is for the BJT

In a BJT,  (hFE) defined the relationship between IB (input


current) and IC (output current).

In a JFET, the relationship (Shockley’s Equation) between VGS


(input voltage) and ID (output current) is used to define the
transfer characteristics, and a little more complicated (and not
linear):
2
 VGS 
ID = IDSS  1 - 
 VP 

As a result, FET’s are often referred to a square law devices

37
% ' $ )

From this graph it is easy to determine the value of ID for a given value of VGS
It is also possible to determine IDSS and VP by looking at the knee where VGS is
0
38
Exercise
Calculate the Drain Current for the circuit below:

39
Exercise
Find VDS and VGS in Fig. Qn 3(c) given that ID = 5 mA

40

You might also like