TN2640 Mosfet
TN2640 Mosfet
Package Types
DRAIN GATE
SOURCE SOURCE
GATE SOURCE N/C
N/C
GATE
See Table 3-1, Table 3-2, and Table 3-3 for pin information.
† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only, and functional operation of the device at those or any other conditions above those
indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for
extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
Electrical Specifications: TA = 25°C unless otherwise specified. All DC parameters are 100% tested at 25°C unless
otherwise stated. (Pulse test: 300 µs pulse, 2% duty cycle)
Parameter Sym. Min. Typ. Max. Unit Conditions
Drain-to-Source Breakdown Voltage BVDSS 400 — — V VGS = 0V, ID = 1 mA
Gate Threshold Voltage VGS(th) 0.8 — 2 V VGS = VDS, ID = 2 mA
Change in VGS(th) with Temperature ΔVGS(th) — –2.5 –4 mV/°C VGS = VDS, ID = 2 mA (Note 1)
Gate Body Leakage Current IGSS — — 100 nA VGS = ±20V, VDS = 0V
VGS = 0V,
— — 10 µA
VDS = Maximum rating
Zero-Gate Voltage Drain Current IDSS
VDS = 0.8 Maximum rating,
— — 1 mA
VGS = 0V, TA = 125°C (Note 1)
1.5 3.5 — A VGS = 5V, VDS = 25V
On-State Drain Current ID(ON)
2 4 — A VGS = 10V, VDS = 25V
Static Drain-to-Source On-State — 3.2 5 Ω VGS = 4.5V, ID = 500 mA
RDS(ON)
Resistance — 3 5 Ω VGS = 10V, ID = 500 mA
VGS = 10V, ID = 500 mA
Change in RDS(ON) with Temperature ΔRDS(ON) — — 0.75 %/°C
(Note 1)
Note 1: Specification is obtained by characterization and is not 100% tested.
TEMPERATURE SPECIFICATIONS
Parameter Sym. Min. Typ. Max. Unit Conditions
TEMPERATURE RANGE
Operating Ambient Temperature TA –55 — +150 °C
Storage Temperature TS –55 — +150 °C
PACKAGE THERMAL RESISTANCE
3-lead TO-252 (D-PAK) JA — 81 — °C/W
8-lead SOIC JA — 101 — °C/W
3-lead TO-92 JA — 132 — °C/W
THERMAL CHARACTERISTICS
ID (Note 1) ID Power Dissipation at
IDR (Note 1) IDRM
Package (Continuous) (Pulsed) TA = 25°C
(mA) (A)
(mA) (A) (W)
3-lead TO-252 (D-PAK) 500 3 2.5 (Note 2) 500 3
8-lead SOIC 260 2 1.3 (Note 2) 260 2
3-lead TO-92 220 2 0.74 220 2
Note 1: ID (continuous) is limited by maximum TJ.
2: Mounted on an FR4 board, 25 mm x 25 mm x 1.57 mm
VGS = 5.0V
1.10 8
BVDSS (normalized)
RDS(ON) (ohms)
1.05 6 VGS = 10V
1.00 4
0.95 2
0.90 0
-50 0 50 100 150 0 1.0 2.0 3.0 4.0 5.0
O
Tj ( C) ID (amperes)
FIGURE 2-1: BVDSS Variation with FIGURE 2-4: On-resistance vs. Drain
Temperature. Current.
3.0 1.4 2.2
25OC
V(th) @ 2.0mA
2.4 1.2 1.8
RDS(ON) (normalized)
O
125 C
VGS(th) (normalized)
TA = -55OC
ID (amperes)
1.8
1.0 1.4
1.2
0.8 -1.0
VDS = -25V
0
0 2 4 6 8 10 0.4 0.2
-50 0 50 100 150
VGS (volts) Tj (OC)
f = 1MHz
8
300
C (picofarads)
653pF
VGS (volts)
CISS 4
VDS = 40V
100
2
COSS
CRSS 253pF
0
0 10 20 30 40 0
0 1 2 3 4 5
VDS (volts) QG (nanocoulombs)
ID (amperes)
3.0 6V 1.5
4V 3V
2.0 1.0
3V
1.0 0.5
2V
2V
0 0
0 10 20 30 40 50 0 2 4 6 8 10
VDS (volts) VDS (volts)
2.0 3.0
VDS = 25V
DPAK
1.6 2.4
GFS (siemens)
PD (watts)
1.2 1.8
SO-8
0.8 TA = -55OC 1.2
TO-92
25OC 0.6
0.4
125OC 0
0
0 1.0 2.0 3.0 4.0 5.0 0 25 50 75 100 125 150
ID (amperes) TC (OC)
FIGURE 2-8: Transconductance vs. Drain FIGURE 2-11: Power Dissipation vs.
Current. Temperature.
10 1.0
Thermal Resistance (normalized)
TO-92 (pulsed)
0.8
1.0
DPAK (DC)
ID (amperes)
0.1
TO-92 (DC)
0.4
SO-8 (DC)
0.01
0.2 TO-92
PD = 1W
O
TC = 25 C TC = 25OC
0.001 0
0 1.0 100 1000 0.001 0.01 0.1 1.0 10
VDS (volts) tP (seconds)
1 Gate Gate
3 Source Source
4 Drain Drain
1 N/C No connect
2 N/C No connect
3 Source Source
4 Gate Gate
5 Drain Drain
6 Drain Drain
7 Drain Drain
8 Drain Drain
1 Source Source
2 Gate Gate
3 Drain Drain
XX TN
XXXXX e3 2640 e3
YYWWNNN 2112541
XXXXXXXX TN2640LG
e3 YYWW e3 2125
NNN 579
XXXXXX TN2640
XX e3 N3 e3
YWWNNN 12987
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for product code or customer-specific information. Package may or
not include the corporate logo.
Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.
Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.
Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.
• Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
• There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip
devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications
contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished
without violating Microchip's intellectual property rights.
• Microchip is willing to work with any customer who is concerned about the integrity of its code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
other copyrighted work, you may have a right to sue for relief under that Act.