LM118-N, LM218-N, LM318-N

www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

LM118-N/lm218-N/LM318-N Operational Amplifiers

Check for Samples: LM118-N, LM218-N, LM318-N

1FEATURES DESCRIPTION
•
2 15 MHz Small Signal Bandwidth The LM118 series are precision high speed
operational amplifiers designed for applications
• Ensured 50V/μs Slew Rate requiring wide bandwidth and high slew rate. They
• Maximum Bias Current of 250 nA feature a factor of ten increase in speed over general
• Operates from Supplies of ±5V to ±20V purpose devices without sacrificing DC performance.
• Internal Frequency Compensation The LM118 series has internal unity gain frequency
• Input and Output Overload Protected compensation. This considerably simplifies its
application since no external components are
• Pin Compatible with General Purpose Op necessary for operation. However, unlike most
Amps internally compensated amplifiers, external frequency
compensation may be added for optimum
performance. For inverting applications, feedforward
compensation will boost the slew rate to over
150V/μs and almost double the bandwidth.
Overcompensation can be used with the amplifier for
greater stability when maximum bandwidth is not
needed. Further, a single capacitor can be added to
reduce the 0.1% settling time to under 1 μs.
The high speed and fast settling time of these op
amps make them useful in A/D converters, oscillators,
active filters, sample and hold circuits, or general
purpose amplifiers. These devices are easy to apply
and offer an order of magnitude better AC
performance than industry standards such as the
LM709.
The LM218-N is identical to the LM118 except that
the LM218-N has its performance specified over a
−25°C to +85°C temperature range. The LM318-N is
specified from 0°C to +70°C.

Fast Voltage Follower

Do not hard-wire as voltage follower (R1 ≥ 5 kΩ)

1

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2 All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 1998–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
LM118-N, LM218-N, LM318-N
SNOSBS8C – MARCH 1998 – REVISED MARCH 2013 www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1) (2)

Supply Voltage ±20V
(3)
Power Dissipation 500 mW
(4)
Differential Input Current ±10 mA
(5)
Input Voltage ±15V
Output Short-Circuit Duration Continuous
Operating Temperature Range
lm118-n −55°C to +125°C
LM218-N −25°C to +85°C
LM318-N 0°C to +70°C
Storage Temperature Range −65°C to +150°C
Lead Temperature (Soldering, 10 sec.)
TO-99 Package 300°C
PDIP Package 260°C
Soldering Information
Dual-In-Line Package
Soldering (10 sec.) 260°C
SOIC Package
Vapor Phase (60 sec.) 215°C
Infrared (15 sec.) 220°C
(6)
ESD Tolerance 2000V

(1) Refer to RETS118X for LM118H and LM118J military specifications.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(3) The maximum junction temperature of the lm118-n is 150°C, the LM218-N is 110°C, and the LM318-N is 110°C. For operating at
elevated temperatures, devices in the LMC package must be derated based on a thermal resistance of 160°C/W, junction to ambient, or
20°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.
(4) The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input
voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.
(5) For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
(6) Human body model, 1.5 kΩ in series with 100 pF.

(1)
Electrical Characteristics
Parameter Conditions LM118-N/LM218-N LM318-N Units
Min Typ Max Min Typ Max
Input Offset Voltage TA = 25°C 2 4 4 10 mV
Input Offset Current TA = 25°C 6 50 30 200 nA
Input Bias Current TA = 25°C 120 250 150 500 nA
Input Resistance TA = 25°C 1 3 0.5 3 MΩ
Supply Current TA = 25°C 5 8 5 10 mA
Large Signal Voltage Gain TA = 25°C, VS = ±15V 50 200 25 200 V/mV
VOUT = ±10V, RL ≥ 2 kΩ
Slew Rate TA = 25°C, VS = ±15V, AV = 1
(2) 50 70 50 70 V/μs

Small Signal Bandwidth TA = 25°C, VS = ±15V 15 15 MHz

Input Offset Voltage 6 15 mV
Input Offset Current 100 300 nA

(1) These specifications apply for ±5V ≤ VS ≤ ±20V and −55°C ≤ TA ≤ +125°C (lm118-n), −25°C ≤ TA ≤ +85°C (LM218-N), and 0°C ≤ TA ≤
+70°C (LM318-N). Also, power supplies must be bypassed with 0.1 μF disc capacitors.
(2) Slew rate is tested with VS = ±15V. The lm118-n is in a unity-gain non-inverting configuration. VIN is stepped from −7.5V to +7.5V and
vice versa. The slew rates between −5.0V and +5.0V and vice versa are tested and specified to exceed 50V/μs.
2 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LM118-N LM218-N LM318-N

 LM118-N, LM218-N, LM318-N
www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

Electrical Characteristics (1) (continued)

Parameter Conditions LM118-N/LM218-N LM318-N Units
Min Typ Max Min Typ Max
Input Bias Current 500 750 nA
Supply Current TA = 125°C 4.5 7 mA
Large Signal Voltage Gain VS = ±15V, VOUT = ±10V 25 20 V/mV
RL ≥ 2 kΩ
Output Voltage Swing VS = ±15V, RL = 2 kΩ ±12 ±13 ±12 ±13 V
Input Voltage Range VS = ±15V ±11.5 ±11. V
5
Common-Mode Rejection Ratio 80 100 70 100 dB
Supply Voltage Rejection Ratio 70 80 65 80 dB

Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: LM118-N LM218-N LM318-N
LM118-N, LM218-N, LM318-N
SNOSBS8C – MARCH 1998 – REVISED MARCH 2013 www.ti.com

TYPICAL PERFORMANCE CHARACTERISTICS

LM118-N, LM218-N
Input Current Voltage Gain

Figure 1. Figure 2.

Power Supply Rejection Input Noise Voltage

Figure 3. Figure 4.

Common Mode Rejection Supply Current

Figure 5. Figure 6.

4 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LM118-N LM218-N LM318-N

 LM118-N, LM218-N, LM318-N
www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

LM118-N, LM218-N
Closed Loop Output
Impedance Current Limiting

Figure 7. Figure 8.

Input Current Unity Gain Bandwidth

Figure 9. Figure 10.

Voltage Follower Slew Rate Inverter Settling Time

Figure 11. Figure 12.

Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: LM118-N LM218-N LM318-N
LM118-N, LM218-N, LM318-N
SNOSBS8C – MARCH 1998 – REVISED MARCH 2013 www.ti.com

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

LM118-N, LM218-N
Large Signal Frequency Response Open Loop Frequency Response

Figure 13. Figure 14.

Voltage Follower Pulse Response Large Signal Frequency Response

Figure 15. Figure 16.

Open Loop Frequency Response Inverter Pulse Response

Figure 17. Figure 18.

6 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LM118-N LM218-N LM318-N

 LM118-N, LM218-N, LM318-N
www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

Typical Performance Characteristics

LM318-N
Input Current Voltage Gain

Figure 19. Figure 20.

Power Supply Rejection Input Noise Voltage

Figure 21. Figure 22.

Common Mode Rejection Supply Current

Figure 23. Figure 24.

Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: LM118-N LM218-N LM318-N
LM118-N, LM218-N, LM318-N
SNOSBS8C – MARCH 1998 – REVISED MARCH 2013 www.ti.com

Typical Performance Characteristics (continued)

LM318-N
Closed Loop Output Impedance Current Limiting

Figure 25. Figure 26.

Input Current Unity Gain Bandwidth

Figure 27. Figure 28.

Voltage Follower Slew Rate Inverter Settling Time

Figure 29. Figure 30.

8 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LM118-N LM218-N LM318-N

 LM118-N, LM218-N, LM318-N
www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

Typical Performance Characteristics (continued)

LM318-N
Large Signal Frequency Response Open Loop Frequency Response

Figure 31. Figure 32.

Voltage Follower Pulse Response Large Signal Frequency Response

Figure 33. Figure 34.

Open Loop Frequency Response Inverter Pulse Response

Figure 35. Figure 36.

Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: LM118-N LM218-N LM318-N
LM118-N, LM218-N, LM318-N
SNOSBS8C – MARCH 1998 – REVISED MARCH 2013 www.ti.com

AUXILIARY CIRCUITS

Figure 39. Offset Balancing

*Balance circuit necessary for increased

slew.
Slew rate typically 150V/μs.

Figure 37. Feedforward Compensation

for Greater Inverting Slew Rate

Figure 40. Isolating Large Capacitive Loads

Slew and settling time to 0.1% for a 10V Figure 41. Overcompensation
step change is 800 ns.

Figure 38. Compensation for Minimum Settling

Time

10 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LM118-N LM218-N LM318-N

 LM118-N, LM218-N, LM318-N
www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

TYPICAL APPLICATIONS

Do not hard-wire as voltage follower (R1 ≥ 5 kΩ)

Figure 42. Fast Voltage Follower

CF = Large
(CF ≥ 50 pF)
*Do not hard-wire as integrator or slow inverter; insert a 10k-5 pF network in series with the input, to prevent
oscillation.
Do not hard-wire as voltage follower (R1 ≥ 5 kΩ)

Figure 43.

Figure 45. Differential Amplifie

Figure 44. Fast Summing Amplifier

Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Links: LM118-N LM218-N LM318-N
LM118-N, LM218-N, LM318-N
SNOSBS8C – MARCH 1998 – REVISED MARCH 2013 www.ti.com

Figure 46. Fast Sample and Hold

*Optional—Reduces settling time.

Figure 47. D/A Converter Using Ladder Network

12 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LM118-N LM218-N LM318-N

 LM118-N, LM218-N, LM318-N
www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

ΔOutput zero.
*“Y” zero
+“X” zero
‡Full scale adjust.

Figure 48. Four Quadrant Multiplier

*Optional—Reduces settling time.

Figure 49. D/A Converter Using Binary Weighted Network

Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Links: LM118-N LM218-N LM318-N
LM118-N, LM218-N, LM318-N
SNOSBS8C – MARCH 1998 – REVISED MARCH 2013 www.ti.com

Figure 50. Fast Summing Amplifier with Low Input Current

Figure 51. Wein Bridge Sine Wave Oscillator

Figure 52. Instrumentation Amplifier

14 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LM118-N LM218-N LM318-N

 LM118-N, LM218-N, LM318-N
www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

Schematic Diagram

Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 15

Product Folder Links: LM118-N LM218-N LM318-N
LM118-N, LM218-N, LM318-N
SNOSBS8C – MARCH 1998 – REVISED MARCH 2013 www.ti.com

Pin Diagram

Available per JM38510/10107.

Dual-In-Line Package Available per JM38510/10107.

(Top View) Dual-In-Line Package
See Package Number J (R-GDIP-T14) (Top View)
See Package Number NAB008A, D (R-PDSO-G8),
or P (R-PDIP-T8)

Pin connections shown on schematic diagram and typical applications are for TO-99 package.

TO-99 Package
(Top View)
See Package Number LMC (O-MBCY-W8)

16 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LM118-N LM218-N LM318-N

 LM118-N, LM218-N, LM318-N
www.ti.com SNOSBS8C – MARCH 1998 – REVISED MARCH 2013

REVISION HISTORY

Changes from Revision B (March 2013) to Revision C Page

• Changed layout of National Data Sheet to TI format .......................................................................................................... 16

Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 17

Product Folder Links: LM118-N LM218-N LM318-N
 PACKAGE OPTION ADDENDUM

www.ti.com 17-Oct-2024

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

LM118H ACTIVE TO-99 LMC 8 500 Non-RoHS Call TI Level-1-NA-UNLIM -55 to 125 ( LM118H, LM118H) Samples
& Green
LM118H/NOPB ACTIVE TO-99 LMC 8 500 RoHS & Green SNAGCU Level-1-NA-UNLIM -55 to 125 ( LM118H, LM118H) Samples

LM318M/NOPB ACTIVE SOIC D 8 95 RoHS & Green SN Level-1-260C-UNLIM 0 to 70 LM Samples

318M
LM318MX/NOPB ACTIVE SOIC D 8 2500 RoHS & Green SN Level-1-260C-UNLIM 0 to 70 LM Samples
318M
LM318N/NOPB ACTIVE PDIP P 8 40 RoHS & Green NIPDAU Level-1-NA-UNLIM 0 to 70 LM Samples
318N

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 17-Oct-2024

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Oct-2024

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LM318MX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Oct-2024

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LM318MX/NOPB SOIC D 8 2500 367.0 367.0 35.0

Pack Materials-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Oct-2024

TUBE

T - Tube
height L - Tube length

W - Tube
width

B - Alignment groove width

*All dimensions are nominal

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
LM318M/NOPB D SOIC 8 95 495 8 4064 3.05
LM318N/NOPB P PDIP 8 40 502 14 11938 4.32

Pack Materials-Page 3
 PACKAGE OUTLINE
LMC0008A TO-CAN - 5.72 mm max height
TRANSISTOR OUTLINE

.305-.335
[7.75-8.51]

.165-.185
.040 MAX [4.19-4.70] .225
[1.02] MAX
[5.72]

.010-.040
UNCONTROLLED [0.25-1.02]
LEAD DIA
.055[1.397] MAX SEATING PLANE

.500 MIN
[12.7]

8X .016-.021
[0.41-0.53]
.010 [0.25] C A

.110-.160
[2.79-4.06]

.100
[2.54]
4
5 .335-.370
3 [8.51-9.40]

.200 6
[5.08]
2
A
7
1
8
.029-.045
[0.74-1.14]

.028-.034
45 TYP [0.71-0.86]

4220610/B 09/2024

NOTES:

1. All linear dimensions are in inches [millimeters]. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pin numbers shown for reference only. Numbers may not be marked on package.
4. Reference JEDEC registration MO-002/TO-99.

www.ti.com
 EXAMPLE BOARD LAYOUT
LMC0008A TO-CAN - 5.72 mm max height
TRANSISTOR OUTLINE

METAL
8X ( .031) VIA
( .055) 8 [0.8]
[1.4]

7 7X ( .055)
1 [1.4]
.003 MAX METAL
[0.07]
ALL AROUND

(R.002 ) TYP
[0.05] 7X SOLDER MASK
OPENING
SOLDER MASK
OPENING

2 6

7X .003 MAX
[0.07]
(45 ) TYP ALL AROUND

5
3

( .200 )
[5.08]
4

LAND PATTERN EXAMPLE

NON-SOLDER MASK DEFINED
SCALE: 12X

4220610/B 09/2024

www.ti.com
 PACKAGE OUTLINE
D0008A SCALE 2.800
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A PIN 1 ID AREA
6X .050
[1.27]
8
1

.189-.197 2X
[4.81-5.00] .150
NOTE 3 [3.81]

4X (0 -15 )

4
5
8X .012-.020
B .150-.157 [0.31-0.51]
.069 MAX
[3.81-3.98] .010 [0.25] C A B [1.75]
NOTE 4

.005-.010 TYP
[0.13-0.25]

4X (0 -15 )

SEE DETAIL A
.010
[0.25]

.004-.010
0 -8 [0.11-0.25]
.016-.050
[0.41-1.27] DETAIL A
(.041) TYPICAL
[1.04]

4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

www.ti.com
 EXAMPLE BOARD LAYOUT
D0008A SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

8X (.061 )
[1.55]
SYMM SEE
DETAILS
1
8

8X (.024)
[0.6] SYMM

(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:8X

SOLDER MASK SOLDER MASK

METAL METAL UNDER
OPENING OPENING SOLDER MASK

EXPOSED
METAL EXPOSED
METAL
.0028 MAX .0028 MIN
[0.07] [0.07]
ALL AROUND ALL AROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED

SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
D0008A SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

8X (.061 )
[1.55] SYMM

1
8

8X (.024)
[0.6] SYMM

(R.002 ) TYP
5 [0.05]
4
6X (.050 )
[1.27]
(.213)
[5.4]

SOLDER PASTE EXAMPLE

BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated