0% found this document useful (0 votes)
36 views1 page

Layers

There are different modes of communication between computer components, primarily using buses. The frontside bus connects RAM to the CPU cache to quickly move ready and finished data. Other buses include the external bus connecting hardware devices to the CPU and RAM more slowly. Caches provide benefits by using the faster frontside bus to queue data from RAM via the slower bus, making it rapidly available from cache to the CPU.

Uploaded by

JAIR
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
36 views1 page

Layers

There are different modes of communication between computer components, primarily using buses. The frontside bus connects RAM to the CPU cache to quickly move ready and finished data. Other buses include the external bus connecting hardware devices to the CPU and RAM more slowly. Caches provide benefits by using the faster frontside bus to queue data from RAM via the slower bus, making it rapidly available from cache to the CPU.

Uploaded by

JAIR
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

Communications Layers

Finally, lets look at how all of these fundamental blocks communicate with each other.
There are many different modes of communication, but they are all variants on a thing
called a bus.
The frontside bus, for example, is the connection between the RAM and the L1/L2 cache.
It moves data that is ready to be transformed by the processor into the staging ground
to get ready for calculation, and moves finished calculations out. There are other buses,
too, such as the external bus that acts as the main route from hardware devices (such as
hard drives and networking cards) to the CPU and system memory. This bus is generally
slower than the frontside bus.
In fact, many of the benefits of the L1/L2 cache are attributable to the faster bus. Being
able to queue up data necessary for computation in large chunks on a slow bus (from
RAM to cache) and then having it available at very fast speeds from the backside bus
(from cache to CPU) enables the CPU to do more calculations without waiting such a
long time.

You might also like