#

sis

Here are 2 public repositories matching this topic...

Aledpl5 / Rock-Paper-Scissors-Circuit

Uni project about the game rock-paper-scissors

verilog sis datapath circuit systemverilog blif finate-state-machine datapath-design

Updated Feb 7, 2024
SystemVerilog

mattiadane / Rock-Paper-Scissors-Circuit

University project about the game rock-paper-scissors

verilog sis datapath circuit systemverilog blif datapath-design fsm-designer

Updated Feb 19, 2024
SystemVerilog

Improve this page

Add a description, image, and links to the sis topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the sis topic, visit your repo's landing page and select "manage topics."