"A 65-nm CMOS area optimized de-synchronization flow for sub-VT designs."

Christoph Thomas Muller et al. (2013)

Details and statistics

DOI: 10.1109/VLSI-SOC.2013.6673313

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-12