default search action
ISLPED 2013: Beijing, China
- Pai H. Chou, Ru Huang, Yuan Xie, Tanay Karnik:
International Symposium on Low Power Electronics and Design (ISLPED), Beijing, China, September 4-6, 2013. IEEE 2013, ISBN 978-1-4799-1235-3
Keynote Session
- Feng Zhao:
Energy efficient computing: From milliwatt to megawatt. 1 - Cheng-Wen Wu:
Holistic approach to low-power system design. 2
SESSION 1A Design and Optimization of Interconnects
- Naifeng Jing, Haopeng Liu, Yao Lu, Xiaoyao Liang:
Compiler assisted dynamic register file in GPGPU. 3-8 - Alamelu Sankaranarayanan, Ehsan K. Ardestani, José Luis Briz
, Jose Renau:
An energy efficient GPGPU memory hierarchy with tiny incoherent caches. 9-14 - Seung-Ho Ok, Kyeong-Ryeol Bae, Sung Kyu Lim
Design and analysis of 3D IC-based low power stereo matching processors. 15-20 - Sandeep Kumar Samal, Yarui Peng
Design and analysis of ultra low power processors using sub/near-threshold 3D stacked ICs. 21-26
SESSION 1B Low Power Design Automation
- Azalia Mirhoseini, Ebrahim M. Songhori
Automated checkpointing for enabling intensive applications on energy harvesting devices. 27-32 - Siyu Yue, Di Zhu, Yanzhi Wang, Massoud Pedram, Younghyun Kim
SIMES: A simulator for hybrid electrical energy storage systems. 33-38 - Kapil Dev, Abdullah Nazma Nowroz, Sherief Reda:
Power mapping and modeling of multi-core processors. 39-44 - Dipanjan Sengupta, Erhan Ergin, Andreas G. Veneris:
Early detection of current hot spots in power gated designs. 45-50
SESSION 2A SRAM and Emerging Memory
- Yi-Wei Chiu, Yu-Hao Hu, Ming-Hsien Tu, Jun-Kai Zhao, Shyh-Jye Jou, Ching-Te Chuang:
A 40 nm 0.32 V 3.5 MHz 11T single-ended bit-interleaving subthreshold SRAM with data-aware write-assist. 51-56 - Lawrence T. Clark, Samuel Leshner, George Tien:
SRAM cell optimization for low AVT transistors. 57-63 - Mrigank Sharad, Rangharajan Venkatesan, Anand Raghunathan
Multi-level magnetic RAM using domain wall shift for energy-efficient, high-density caches. 64-69
SESSION 2B Energy-Aware Task Scheduling and DVFS
- Xue Lin, Yanzhi Wang, Siyu Yue, Naehyuck Chang, Massoud Pedram:
A framework of concurrent task scheduling and dynamic voltage and frequency scaling in real-time embedded systems with energy harvesting. 70-75 - Qiushi Han, Ming Fan, Gang Quan
Energy minimization for fault tolerant real-time applications on multiprocessor platforms using checkpointing. 76-81 - Xuan Zhang
Characterizing and evaluating voltage noise in multi-core near-threshold processors. 82-87
SESSION 3A Renewable Energy and Storage Management
- Sangyoung Park
Maximum power transfer tracking in a solar USB charger for smartphones. 88-93 - Donghwa Shin, Massimo Poncino, Enrico Macii, Naehyuck Chang:
A statistical model of cell-to-cell variation in Li-ion batteries for system-level design. 94-99 - Chao Li, Xian Li, Rui Wang, Tao Li, Nilanjan Goswami, Depei Qian:
Chameleon: Adapting throughput server to time-varying green power budget using online learning. 100-105
SESSION 3B Software Power Analysis and Optimization for Mobile Devices
- Muhammad Shafique
Content-driven adaptive computation offloading for energy-aware hybrid distributed video coding. 106-113 - Frank Maker III, Rajeevan Amirtharajah
Update rate tradeoffs for improving online power modeling in smartphones. 114-119 - Chengke Wang, Fengrun Yan, Yao Guo
Power estimation for mobile applications with profile-driven battery traces. 120-125
SESSION 4A Special Session: Industry Presentations
- Yan Li, Kun Wang, Qi Guo, Xin Li, Xiaochen Zhang, Guancheng Chen, Tao Liu, Jian Li:
Breaking the boundary for whole-system performance optimization of big data. 126-131 - Mark Buckler, Wayne P. Burleson, Greg Sadowski:
Low-power Networks-on-Chip: Progress and remaining challenges. 132-134
SESSION 4B Embedded Tutorial: Beyond Charge-Based Computing
- Arijit Raychowdhury:
Beyond charge based computation: Design space exploration of spin transfer torque based MRAMs for embedded applications. 135-138 - Kaushik Roy, Mrigank Sharad, Deliang Fan, Karthik Yogendra:
Beyond charge-based computation: Boolean and non-Boolean computing with spin torque devices. 139-142
SESSION 5A Would Emerging Technologies Revolutionize How We Achieve Low Power?
- Gian Salis:
Semiconductor spintronics: Switching spins at low voltage. 143 - Subhasish Mitra:
Carbon nanotube imperfection-immune digital VLSI. 144 - Huichu Liu, Suman Datta, Vijaykrishnan Narayanan:
Steep switching tunnel FET: A promise to extend the energy efficient roadmap for post-CMOS digital and analog/RF applications. 145-150 - Ying-Yu Chen, Amit Sangai, Morteza Gholipour, Deming Chen:
Graphene nano-ribbon field-effect transistors as future low-power devices. 151-156
SESSION 5B Analog and Mixed Signal Circuits
- Huichu Liu, Ramesh Vaddi
Tunnel FET-based ultra-low power, high-sensitivity UHF RFID rectifier. 157-162 - Jing Li, Ruiyuan Zhu, Ting Yi, Bill Liu, Zhiliang Hong:
An energy-efficient 5-MHz to 20-MHz, 12-bit reconfigurable continuous-time ΣΔ modulator for 4G-LTE application. 163-168 - Stanley W. Hsu, Erin G. Fong, Vipul Jain, Travis Kleeburg, Rajeevan Amirtharajah
Switched-capacitor boost converter design and modeling for indoor optical energy harvesting with integrated photodiodes. 169-174 - Jianxing Wang, Yenni Tim, Weng-Fai Wong
A practical low-power memristor-based analog neural branch predictor. 175-180
SESSION 6A Timing Enhancement from Circuits to Architecture
- Chia-Hsiang Chen, Keith A. Bowman
Minimum supply voltage for sequential logic circuits in a 22nm technology. 181-186 - Vignyan Reddy, Syed Zohaib Gilani, Erika Gunadi, Nam Sung Kim, Michael J. Schulte, Mikko H. Lipasti:
REEL: Reducing effective execution latency of floating point operations. 187-192 - Alan J. Drake, Michael S. Floyd, Richard L. Willaman, Derek J. Hathaway, Joshua Hernandez, Crystal Soja, Marshall D. Tiner, Gary D. Carpenter, Robert M. Senger:
Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor. 193-198
SESSION 6B Energy Efficient Branch Prediction, Pipeline, and DRAM
- Insup Shin, Jae-Joon Kim, Yu-Shiang Lin, Youngsoo Shin:
A pipeline architecture with 1-cycle timing error correction for low voltage operations. 199-204 - Ishwar Bhati, Zeshan Chishti, Bruce L. Jacob:
Coordinated refresh: Energy efficient techniques for DRAM refresh scheduling. 205-210 - Zichao Xie, Dong Tong, Xu Cheng:
An energy-efficient branch prediction technique via global-history noise reduction. 211-216
SESSION 7A Performance and Power Efficient Nonvolatile Memories
- XianWei Zhang, Le Jang, Youtao Zhang, Chuanjun Zhang, Jun Yang:
WoM-SET: Low power proactive-SET-based PCM write using WoM code. 217-222 - Junwhan Ahn, Sungjoo Yoo, Kiyoung Choi:
Write intensity prediction for energy-efficient non-volatile caches. 223-228 - Tianhao Zheng, Jaeyoung Park, Michael Orshansky, Mattan Erez
Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring. 229-234
SESSION 7B Special Session: Energy Efficient Computing Paradigm
- Steven P. Levitan, Yan Fang, John A. Carpenter, Chet N. Gnegy, Natalie S. Janosik, Soyo Awosika-Olumo, Donald M. Chiarulli, György Csaba
Associative processing with coupled oscillators. 235 - Indranil Palit, Xiaobo Sharon Hu
TFET-based cellular neural network architectures. 236-241 - Boxun Li, Yi Shan, Miao Hu, Yu Wang
Memristor-based approximated computation. 242-247
SESSION 9A Low Voltage Techniques
- Juin J. Liou:
Challenges on designing electrostatic discharge protection solutions for low power electronics. 248 - Li Wang, Rui Ma, Chen Zhang, Zongyu Dong, Xin Wang, Zitao Shi, Jian Liu, Lin Lin, Hui Zhao, Fei Lu, Qiang Fang, Chen Yang, Jing Zhan, Tianling Ren, Xinxin Li, Ru Huang, Albert Z. Wang:
Heterogeneous integration of nano enabling devices for 3D ICs. 249-254 - Guerric de Streel, David Bol:
Impact of back gate biasing schemes on energy and robustness of ULV logic in 28nm UTBB FDSOI technology. 255-260 - Akshay Sridharan, Carl Sechen, Roozbeh Jafari
Low-voltage low-overhead asynchronous logic. 261-266 - Yu Chen, Mingoo Seok, Steven M. Nowick:
Robust and energy-efficient asynchronous dynamic pipelines for ultra-low-voltage operation using adaptive keeper control. 267-272
SESSION 9B Hardware Support for Power Management
- Xiaochun Ye, Dongrui Fan
SimICT: A fast and flexible framework for performance and power evaluation of large-scale architecture. 273-278 - Jason Cong, Milos D. Ercegovac, Muhuan Huang, Sen Li, Bingjun Xiao:
Energy-efficient computing using adaptive table lookup based on nonvolatile memories. 280-285 - Jian Ouyang, Shiding Lin, Zhenyu Hou, Peng Wang, Yong Wang, Guangyu Sun:
Active SSD design for energy-efficiency improvement of web-scale data analysis. 286-291 - Teng Xu, James B. Wendt, Miodrag Potkonjak:
Digital bimodal function: An ultra-low energy security primitive. 292-296
SESSION 10 Poster Papers and Work-in-Progress Abstracts
- Mingli Xie, Dong Tong, Yi Feng, Kan Huang, Xu Cheng:
Page policy control with memory partitioning for DRAM performance and power efficiency. 298-303 - Ping-Sheng Lin, Yi-Jung Chen, Chia-Lin Yang
Exploring synergistic DVFS control of cores and DRAMs for thermal efficiency in CMPs with 3D-stacked DRAMs. 304 - Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Hui Huang, Glenn Reinman:
Composable accelerator-rich microprocessor enhanced for adaptivity and longevity. 305-310 - Mohammad Javad Dousti, Massoud Pedram:
Platform-dependent, leakage-aware control of the driving current of embedded thermoelectric coolers. 311-316 - Sam Likun Xi, Marisabel Guevara
Understanding the critical path in power state transition latencies. 317-322 - Wenfeng Zhao, Yajun Ha, Chin Hau Hoo, Anastacia B. Alvarez:
Robustness-driven energy-efficient ultra-low voltage standard cell design with intra-cell mixed-Vt methodology. 323-328 - Yuhao Wang, Hao Yu:
An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices. 329-334 - Zafar Takhirov, Bobak Nazer, Ajay Joshi:
Energy-efficient pass-transistor-logic using decision feedback equalization. 335-340 - Jiachen Xue, Mithuna Thottethodi
PreTrans: Reducing TLB CAM-search via page number prediction and speculative pre-translation. 341-346 - Kyungtae Han, Alexander W. Min, Nithyananda S. Jeganathan, Paul Diefenbaugh:
A hybrid display frame buffer architecture for energy efficient display subsystems. 347-353 - Ming Fan, Vivek Chaturvedi
An analytical solution for multi-core energy calculation with consideration of leakage and temperature dependency. 353-358 - Guoxian Huang, Ridvan Umaz
A biomass-based marine sediment energy harvesting system. 359-364 - Massimo Petricca, Donghwa Shin, Alberto Bocca, Alberto Macii
An automated framework for generating variable-accuracy battery models from datasheet information. 365-370 - Yao Wang
A novel envelope edge detector for ultra-low power sensor wake-up circuit. 371-376 - Zhongqi Li, Tao Li:
ESPN: A case for energy-star photonic on-chip network. 377-382 - Matthew J. Turnquist, Jani Mäkipää, Markus Hiienkari, Hanh-Phuc Le
Rethinking DC-DC converter design constraints for adaptable systems that target the minimum-energy point. 383-388 - Yakun Sophia Shao, David M. Brooks:
Energy characterization and instruction-level energy model of Intel's Xeon Phi processor. 389-394 - Brandon Reagen, Yakun Sophia Shao, Gu-Yeon Wei, David M. Brooks:
Quantifying acceleration: Power/performance trade-offs of application kernels in hardware. 395-400 - Emily Bragg, Marisabel Guevara
Understanding query complexity and its implications for energy-efficient web search. 401 - Raghavan Kumar, Wayne P. Burleson:
Litho-aware and low power design of a secure current-based physically unclonable function. 402-407 - Yayu Cheng, Jun Wang, Meiying Wen, Ye Li:
A low power ECG acquisition system implemented with a fully integrated analog front-end. 408 - Prateek Tandon, Vahed Qazvinian, Jichuan Chang, Parthasarathy Ranganathan, Ronald G. Dreslinski, Thomas F. Wenisch:
Hardware acceleration for similarity measurement in natural language processing. 409-414 - Can Hankendi, Sherief Reda, Ayse K. Coskun:
vCap: Adaptive power capping for virtualized servers. 415-420 - Matthew M. Ziegler, George Gristede, Victor V. Zyuban:
Power reduction by aggressive synthesis design space exploration. 421-426
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-30 20:19 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: