default search action
22nd RTAS 2016: Vienna, Austria
- 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), Vienna, Austria, April 11-14, 2016. IEEE Computer Society 2016, ISBN 978-1-4673-8639-5
Session 1: RTOS and Runtime Software
- Rohan Tabish, Renato Mancuso
, Saud Wasly
A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems. 1-11 - Vincenzo Apuzzo, Alessandro Biondi
OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling. 13-23 - Peter Wägemann, Tobias Distler, Heiko Janker, Phillip Raffeck, Volkmar Sieh:
A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities. 25-36 - Quentin Perret, Pascal Maurère, Eric Noulard, Claire Pagetti, Pascal Sainrat, Benoit Triquet:
Temporal Isolation of Hard Real-Time Applications on Many-Core Processors. 37-47
Session 2: Work-in-Progress and Demos
Poster Abstracts
- Julien Hennig, Hermann von Hasseln, Hassan Mohammad, Stefan Resmerita, Stefan Lukesch
Poster Abstract: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm. 51 - Hela Guesmi, Belgacem Ben Hedia, Mathieu Jan, Simon Bliudze, Saddek Bensalem:
Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations. 52 - Ankit Agrawal, Gerhard Fohler, Jan Nowotsch, Sascha Uhrig, Michael Paulitsch:
Poster Abstract: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions. 53 - Corey Tessler, Nathan Fisher:
Poster Abstract: Scheduling Multi-Threaded Tasks to Reduce Intra-Task Cache Contention. 54 - Laure Abdallah, Mathieu Jan, Jérôme Ermont, Christian Fraboul:
Poster Abstract: I/O Contention Aware Mapping of Multi-Criticalities Real-Time Applications over Many-Core Architectures. 55 - Xingliang Zou, Albert M. K. Cheng:
Poster Abstract: Memory-Aware Response Time Analysis for P-FRP Tasks. 56 - Syed Aftab Rashid, Geoffrey Nelissen, Eduardo Tovar:
Poster Abstract: Cache Persistence Aware Response Time Analysis for Fixed Priority Preemptive Systems. 57 - Sakthivel Manikandan Sundharam, Sebastian Altmeyer, Nicolas Navet:
Poster Abstract: An Optimizing Framework for Real-Time Scheduling. 58 - Carlos A. Rincon C., Albert M. K. Cheng:
Poster Abstract: Preliminary Performance Evaluation of HEF Scheduling Algorithm. 59 - Jiaming Lv, Yu Jiang, Xingliang Zou, Albert M. K. Cheng:
Poster Abstract: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling. 60 - Behnaz Sanati, Albert M. K. Cheng:
Poster Abstract: Online Semi-Partitioned Multiprocessor Scheduling of Soft Real-Time Periodic Tasks for QoS Optimization. 61 - Harrison Kurunathan
Poster Abstract: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e. 62
Demo Abstracts
- Rafik Henia, Laurent Rioux, Nicolas Sordon:
Demo Abstract: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices. 63 - Loïc Fejoz, Nicolas Navet, Sakthivel Manikandan Sundharam, Sebastian Altmeyer:
Demo Abstract: Applications of the CPAL Language to Model, Simulate and Program Cyber-Physical Systems. 64 - Arne Hamann, Dirk Ziegenbein, Simon Kramer, Martin Lukasiewycz:
Demo Abstract: Demonstration of the FMTV 2016 Timing Verification Challenge. 65 - Johannes Schlatow, Jonas Peeck, Rolf Ernst:
Demo Abstract: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA. 66 - Geoffrey Nelissen, Humberto Carvalho
Demo Abstract: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems. 67 - Adam Lackorzynski, Alexander Warg:
Demo Abstract: Timing Aware Hardware Virtualization on the L4Re Microkernel Systems. 68 - Nitin Shivaraman, Sriram Vasudevan, Arvind Easwaran:
Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core. 69 - Gaetano Patti, Giovanni Muscato, Nunzio Abbate, Lucia Lo Bello:
Demo Abstract: A Real-Time Low Datarate Protocol for Cooperative Mobile Robot Teams. 70
Session 3: Memory
- Mohamed Hassan
Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems. 73-83 - Yonghui Li, Benny Akesson, Kai Lampka, Kees Goossens:
Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers. 85-96 - Rodolfo Pellizzoni, Heechul Yun:
Memory Servers for Multicore Systems. 97-108
Session 4: Scheduling
- Man-Ki Yoon, Sibin Mohan
TaskShuffler: A Schedule Randomization Protocol for Obfuscation against Timing Inference Attacks in Real-Time Systems. 111-122 - Meng Xu, Linh Thi Xuan Phan, Hyon-Young Choi, Insup Lee:
Analysis and Implementation of GlEnergy Saving for Mixed-Criticalityobal Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation. 123-134 - Sujay Narayana, Pengcheng Huang, Georgia Giannopoulou, Lothar Thiele, R. Venkatesha Prasad
Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores. 135-146
Session 5: Outstanding Papers
- Namhoon Kim, Bryan C. Ward, Micaiah Chisholm, Cheng-Yang Fu, James H. Anderson, F. Donelson Smith:
Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning. 149-160 - Prathap Kumar Valsan
Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems. 161-172 - Jing Li, David Ferry, Shaurya Ahuja, Kunal Agrawal, Christopher D. Gill, Chenyang Lu:
Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks. 173-184 - Thomas Sewell, Felix Kam, Gernot Heiser:
Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis. 185-195
Session 6: Dataflow and Stateflow Modelling
- Adnan Bouakaz, Pascal Fradet, Alain Girault:
Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs. 199-208 - Enagnon Cédric Klikpo, Jad Khatib, Alix Munier Kordon:
Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs. 209-218 - Philip S. Kurtin
Combining Offsets with Precedence Constraints to Improve Temporal Analysis of Cyclic Real-Time Streaming Applications. 219-230 - Yu Jiang, Yixiao Yang, Han Liu, Hui Kong, Ming Gu, Jia-Guang Sun, Lui Sha:
From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design. 231-241
Session 7: Networks and Communication
- Johannes Schlatow
Response-Time Analysis for Task Chains in Communicating Threads. 245-254 - Hany Kashif, Hiren D. Patel:
Buffer Space Allocation for Real-Time Priority-Aware Networks. 255-266 - Milos Panic
Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems. 267-278 - Debayan Roy, Licong Zhang, Wanli Chang, Dip Goswami, Samarjit Chakraborty
Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems. 279-290
Session 8: Timing Analysis and Memory
- Duc-Hiep Chu, Joxan Jaffar, Rasool Maghareh
Precise Cache Timing Analysis via Symbolic Execution. 293-304 - David Trilla
Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems. 305-316 - Ahmed Alhammad, Rodolfo Pellizzoni:
Trading Cores for Memory Bandwidth in Real-Time Systems. 317-327
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-31 20:02 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: