default search action
Journal of Systems Architecture - Embedded Systems Design, Volume 54
Volume 54, Numbers 1-2, January-February 2008
- Euiseong Seo, Seon-Yeong Park, Jinsoo Kim, Joonwon Lee:
TSB: A DVS algorithm with quick response for general purpose operating systems. 1-14 - Amjad Gawanmeh
, Sofiène Tahar, Kirsten Winter:
Formal verification of ASMs using MDGs. 15-34 - Panagiotis D. Michailidis
Processor array architectures for flexible approximate string matching. 35-54 - Ye Tian
A novel caching mechanism for peer-to-peer based media-on-demand streaming. 55-69 - Yuhui Deng
RISC: A resilient interconnection network for scalable cluster storage systems. 70-80 - Krisztina Lója, Paolo Giaccone
Nash equilibria in bandwidth allocation for non-cooperative peer-to-peer networks. 81-96 - Farshad Safaei, Ahmad Khonsari
Pipelined circuit switching: Analysis for the torus with non-uniform traffic. 97-110 - Keqin Li:
Optimal load distribution in nondedicated heterogeneous cluster and grid computing environments. 111-123 - Sander Stuijk
Analyzing concurrency in streaming applications. 124-144 - Margarita Amor, Montserrat Bóo:
A new architecture for efficient hybrid representation of terrains. 145-160 - Cheong-Ghil Kim, Jung-Wook Park
A small data cache for multimedia-oriented embedded systems. 161-176 - Vladimir M. Ciric, Ivan Z. Milentijevic:
Configurable folded array for FIR filtering. 177-196 - Elizabeth Suet Hing Tse, Yaakov Kogan:
Architectural designs for a scalable reconfigurable IP router. 197-223 - Márcio Oyamada, Felipe Zschornack, Flávio Rech Wagner
Applying neural networks to performance estimation of embedded software. 224-240 - Hamid Hashemi-Najafabadi, Hamid Sarbazi-Azad:
Combinatorial performance modelling of toroidal cubes. 241-252 - N. Sudha, A. R. Mohan:
Design of a hardware accelerator for path planning on the Euclidean distance transform. 253-264 - Martin Schoeberl
A Java processor architecture for embedded real-time systems. 265-286 - Konstantinos Antonis
System level design of telecom systems using formal model refinement: Applying the B method/language in practice. 287-304 - Ye Tian
Improving stability for peer-to-peer multicast overlays by active measurements. 305-323 - Shanq-Jang Ruan, Shang-Fang Tsai:
DS2IS: Dictionary-based segmented inversion scheme for low power dynamic bus design. 324-334 - Dae Hyun Cho, Ki Yong Lee, Seunglak Choi, Yon Dohn Chung, Myoung-Ho Kim, Yoon-Joon Lee:
A request distribution method for clustered VOD servers considering buffer sharing effects. 335-346
Volume 54, Numbers 3-4, March - April 2008
- Venkatesan Muthukumar, Lech Józwiak:
Editorial. 347-348 - Lech Józwiak, Sien-An Ong:
Quality-driven model-based architecture synthesis for real-time embedded SoCs. 349-368 - Akash Kumar
Analyzing composability of applications on MPSoC platforms. 369-383 - Christian Neeb, Norbert Wehn:
Designing efficient irregular networks for heterogeneous systems-on-chip. 384-396 - Calin Ciordas, Andreas Hansson, Kees Goossens, Twan Basten
A monitoring-aware network-on-chip design flow. 397-410 - Sander Stuijk
Resource-efficient routing and scheduling of time-constrained streaming communication on networks-on-chip. 411-426 - Rickard Holsmark, Maurizio Palesi
Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions. 427-440 - Partha Pratim Pande, Amlan Ganguly, Haibo Zhu, Cristian Grecu:
Energy reduction through crosstalk avoidance coding in networks on chip. 441-451 - Pavel Kubalík, Hana Kubátová:
Dependable design technique for system-on-chip. 452-464 - Jaan Raik
Mixed hierarchical-functional fault models for targeting sequential cores. 465-477
Volume 54, Number 5, May 2008
- Michalis D. Galanis, Costas E. Goutis:
Speedups from extending embedded processors with a high-performance coarse-grained reconfigurable data-path. 479-490 - Lambros Sarakis, Nikos K. Moshopoulos, Dimitrios Loukatos
A versatile timing unit for traffic shaping, policing and charging in packet-switched networks. 491-506 - Ehsan Atoofian, Amirali Baniasadi:
Using supplier locality in power-aware interconnects and caches in chip multiprocessors. 507-518 - Pranay Chaudhuri, Jeffrey Elcock:
Task scheduling in multiprocessing systems using duplication. 519-529 - Bassel R. Arafeh, Khaled Day
A multilevel partitioning approach for efficient tasks allocation in heterogeneous distributed systems. 530-548
Volume 54, Number 6, June 2008
- Paul Grünbacher
Editorial. 549-550 - Gernot Schmoelzer, Egon Teiniker, Christian Kreiner
Model-typed component interfaces. 551-561 - Juraj Polakovic, Jean-Bernard Stefani:
Architecting reconfigurable component-based operating systems. 562-575 - Sebastian Barney, Aybüke Aurum, Claes Wohlin
A product management challenge: Creating software product value through requirements selection. 576-593 - Bernd Reuther, Dirk Henrici
A model for service-oriented communication systems. 594-606 - Andrew MacQuire, Andrew Brampton, Idris A. Rai, Nicholas J. P. Race
Authentication in stealth distributed hash tables. 607-618
Volume 54, Number 7, July 2008
- Roberto Baldoni, Jean-Michel Hélary, Sara Tucci Piergiovanni
A methodology to design arbitrary failure detectors for distributed protocols. 619-637 - Md. Haidar Sharif, Achim Basermann
High-performance computing of I for a vector of inputs x. 638-650 - Bin Cheng, Xiuzheng Liu, Zheng Zhang, Hai Jin, Lex Stein, Xiaofei Liao:
Evaluation and optimization of a peer-to-peer video-on-demand system. 651-663 - Antonio Robles-Gómez
A proposal for managing ASI fabrics. 664-678 - Joshua R. Dick, Kenneth B. Kent
A quantitative analysis of the .NET common language runtime. 679-696 - Michael Kirkedal Thomsen, Robert Glück
Optimized reversible binary-coded decimal adders. 697-706 - Isidoros Sideris, Kiamal Z. Pekmestzi, George Economakos:
A predecoding technique for ILP exploitation in Java processors. 707-728
Volume 54, Number 8, August 2008
- Yadunandana Yellambalase, Minsu Choi:
Cost-driven repair optimization of reconfigurable nanowire crossbar systems with clustered defects. 729-741 - Mustafa Gök
Enhanced-functionality multipliers. 742-756 - Khaled Day
A unified fault-tolerant routing scheme for a class of cluster networks. 757-768 - Muhammad Imran Anwar, Seppo Virtanen
A software defined approach for common baseband processing. 769-786 - Yuhui Deng
Exploring the performance impact of stripe size on network attached storage systems. 787-796 - Subhasis Banerjee, G. Surendra, S. K. Nandy:
On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation. 797-815 - Lu Peng, Jih-Kwon Peir, Tribuvan K. Prakash, Carl Staelin, Yen-Kuang Chen
Memory hierarchy performance measurement of commercial dual-core desktop processors. 816-828 - Antonio Jimeno
A BCD-based architecture for fast coordinate rotation. 829-840
Volume 54, Number 9, September 2008
- Pasqua D'Ambra
Parallel, distributed and network-based processing. 841-842 - Ferdinando Campanile, Luigi Coppolino
A business process monitor for a mobile phone recharging system. 843-848 - Dieter Hildebrandt, Wilhelm Hasselbring
Simulation-based development of Peer-to-Peer systems with the RealPeer methodology and framework. 849-860 - Peter Sobe:
Failure-tolerant distributed storage with compressed (1 out-of N. 861-867 - Marco Aldinucci
Securing skeletal systems with limited performance penalty: The muskel. 868-876 - Antonio Coronato
An agent based platform for task distribution in virtual environments. 877-882 - Giancarlo Tretola, Eugenio Zimeo:
Activity pre-scheduling for run-time optimization of grid workflows. 883-892
Volume 54, Number 10, October 2008
- Chang Hoon Kim, Soonhak Kwon, Chun Pyo Hong:
FPGA implementation of high performance elliptic curve cryptographic processor over GF. 893-900 - Kenya Sato
Design and implementation of a vehicle interface protocol using an IEEE 1394 network. 901-910 - Mohammed Akkal, Pepe Siy:
Optimum RNS sign detection algorithm using MRC-II with special moduli set. 911-918 - M. Gamal Darwish, Ahmed A. Radwan, Mohamed A. Abd El-Baky, Kadry Hamed:
TTPM - An efficient deadlock-free algorithm for multicast communication in 2D torus networks. 919-928 - Amir Sabbagh Molahosseini
An efficient architecture for designing reverse converters based on a general three-moduli set. 929-934 - Tae-Sun Chung, Myungho Lee, Yeonseung Ryu, Kangsun Lee:
PORCE: An efficient power off recovery scheme for flash memory. 935-943 - Yuhong Feng, Wentong Cai
Execution coordination in mobile agent-based distributed job workflow execution. 944-956 - Shadrokh Samavi, A. Sadrabadi, Ali Fanian:
Modular array structure for non-restoring square root circuit. 957-966 - Mohammad Reza Hoseiny Farahabady
Some topological and combinatorial properties of WK-recursive mesh and WK-pyramid interconnection networks. 967-976 - Mozammel H. A. Khan
Synthesis of quaternary reversible/quantum comparators. 977-982 - W. Kurdthongmee:
A novel hardware-oriented Kohonen SOM image compression algorithm and its FPGA implementation. 983-994 - Sreejith K. Menon, Priti Shankar:
COMPASS - A tool for evaluation of compression strategies for embedded processors. 995-1003 - Yi Wang
A unified architecture for a public key cryptographic coprocessor. 1004-1016
Volume 54, Number 11, November 2008
- Mladen Berekovic
Editorial. 1017-1018 - Holger Blume
OpenMP-based parallelization on an MPCore multiprocessor platform - A performance and power analysis. 1019-1029 - Lazaros Papadopoulos, Christos Baloukas, Dimitrios Soudris
Exploration methodology of dynamic data structures in multimedia and network applications for embedded platforms. 1030-1038 - Hartwig Jeschke:
Efficiency measures for SOC concepts. 1039-1045 - Christian Pilato
Improving evolutionary exploration to area-time optimization of FPGA designs. 1046-1057 - Pekka Jääskeläinen
Resource conflict detection in simulation of function unit pipelines. 1058-1064 - Sascha Mühlbach, Sebastian Wallner:
Secure communication in microcomputer bus systems for embedded devices. 1065-1076
Volume 54, Number 12, December 2008
- Hao Li, Jian Huang, Philip H. Sweany, Dijiang Huang
FPGA implementations of elliptic curve cryptography and Tate pairing over a binary field. 1077-1088 - Fayez Mohamood, Mrinmoy Ghosh, Hsien-Hsin S. Lee:
DLL-conscious instruction fetch optimization for SMT processors. 1089-1100 - Won Woo Ro, Jean-Luc Gaudiot:
A low-complexity microprocessor design with speculative pre-execution. 1101-1112 - Mozammel H. A. Khan
A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry. 1113-1121 - Thomas Poonnen, Adly T. Fam:
An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach. 1122-1128 - Ahmet Akkas:
Dual-mode floating-point adder architectures. 1129-1142 - Claudio Brunelli, Fabio Campi, Claudio Mucci, Davide Rossi
Design space exploration of an open-source, IP-reusable, scalable floating-point engine for embedded applications. 1143-1154 - Juan L. Aragón
Optimizing CAM-based instruction cache designs for low-power embedded systems. 1155-1163 - Dong Xiang, Yueli Zhang
Unicast-based fault-tolerant multicasting in wormhole-routed hypercubes. 1164-1178
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-29 01:16 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: