default search action

combined dblp search
author search
venue search
publication search

ask others

"Method of modeling analog circuits in verilog for mixed-signal design ..."

Carsten Wegener (2013)

> Home

Details and statistics

DOI: 10.1109/ECCTD.2013.6662227

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ecctd/Wegener13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ecctd/Wegener13
Carsten Wegener:
Method of modeling analog circuits in verilog for mixed-signal design simulations. ECCTD 2013: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.