default search action
10th NEWCAS 2012: Montreal, QC, Canada
- 10th IEEE International NEWCAS Conference, Montreal, QC, Canada, June 17-20, 2012. IEEE 2012, ISBN 978-1-4673-0857-1
- Mounir Boukadoum, Mohamad Sawan:
Bienvenue. 1-2 - Mounir Boukadoum, Mohamad Sawan:
Welcome. 1-2
Papers
- Babak Zamanlooy, Mitra Mirhassani:
Efficient hardware implementation of threshold neural networks. 1-4 - Romain Heloir, Camille Leroux, Saied Hemati, Matthieu Arzel, Warren J. Gross:
Stochastic chase decoder for reed-solomon codes. 5-8 - Changjun Jiang, Shugang Wei:
Residue-weighted number conversion for moduli set {22n - 1, 22n+1 - 1, 2n} using signed-digit number. 9-12 - Shuli Gao, Dhamin Al-Khalili, Noureddine Chabini:
An improved BCD adder using 6-LUT FPGAs. 13-16 - Angelo Kuti Lusala, Jean-Didier Legat:
A hybrid NoC combining SDM-TDM based circuit-switching with packet-switching for real-time applications. 17-20 - Julio Alexander Aguilar Angulo, Edith Kussener, Hervé Barthélemy, Benjamin Duval:
A new oscillator-based Random Number Generator. 21-24 - Quentin Beraud-Sudreau, Olivier Mazouffre, Michel Pignol, Louis Baguena, Claude Neveu, Jean-Baptiste Bégueret, Thierry Taris:
VHDL-AMS model of an injection locked VCO. 25-28 - Fei Yuan, Yushi Zhou:
A frequency-domain study of lock range of harmonic oscillators with multiple injections. 29-32 - Shervin Erfani, Majid Ahmadi, Nima Bayan:
Bifrequency characterization of linear time-varying systems. 33-36 - Jamel Nebhen
, Stéphane Meillére, Mohamed Masmoudi, Jean-Luc Seguin
A temperature compensated CMOS ring oscillator for wireless sensing applications. 37-40 - Andreas Habegger, Lorenz Mueller, Josef Goette, Marcel Jacomet:
A subpixel-based fingerprint reconstruction algorithm. 41-44 - Soojin Kim, Seonyoung Lee, Kyoungwon Min, Kyeongsoon Cho:
Design of unified support vector machine circuit for pedestrians and cars detection. 45-48 - Taieb Lamine Ben Cheikh, Giovanni Beltrame, Gabriela Nicolescu, Farida Cheriet, Sofiène Tahar:
Parallelization strategies of the canny edge detector for multi-core CPUs and many-core GPUs. 49-52 - Marwan A. Jaber, Daniel Massicotte:
Self-sorting FFT method eliminating trivial multiplication and suitable for embedded DSP processor. 53-56 - Abdelhalim Slimane, Mohand-Tahar Belaroussi, Fayrouz Haddad, Sylvain Bourdel, Hervé Barthélemy:
A reconfigurable inductor-less CMOS low noise amplifier for multi-standard applications. 57-60 - Jack Ou, Farid Farahmand
Transconductance/drain current based distortion analysis for analog CMOS integrated circuits. 61-64 - Shijie Deng
Design of an adjustable bias circuit using a single-sided CMOS supply for avalanche photodiodes. 65-68 - Raafat Lababidi, Sylvain Bourdel, Jean Gaubert, Ali Louzir, J.-L. Robert, Jean-Yves Le Naour, Dominique Lo Hine Tong, Julien Lintignat, Bernard Jarry, Bruno Barelaud:
Varactor-tuned active miniature notch filter. 69-72 - Giray Kömürcü, Günhan Dündar
Determining the quality metrics for PUFs and performance evaluation of Two RO-PUFs. 73-76 - Muhammad Umer Khalid, Pascal Meinerzhagen, Andreas Burg
Replica bit-line technique for embedded multilevel gain-cell DRAM. 77-80 - Ming-Dou Ker, Wan-Yen Lin:
New design of transient-noise detection circuit with SCR device for system-level ESD protection. 81-84 - Gracieli Posser, Guilherme Flach, Gustavo Wilke, Ricardo Reis
Transistor sizing and gate sizing using geometric programming considering delay minimization. 85-88 - Nayif Saleh, Ali Massoud Haidar, Abdallah Kassem
Neuro-SRAM technology. 89-92 - W. Sanaa, Bertrand Le Gal, Dominique Dallet, Chiheb Rebai
New digital predistortion design based on mixed-signal cartesian feedback training for 3G homodyne transmitter. 93-96 - Masanori Natsui
Scalable serial-configuration scheme for MTJ/MOS-hybrid variation-resilient VLSI system. 97-100 - Kuan Jen Lin, Ju Lin Shih, Tsz Hao Lin, Yu Mei Wang:
A parallel decimal adder with carry correction during binary accumulation. 101-104 - Md. Tanim Humayun, Juliana Gjanci, Masud H. Chowdhury:
On-chip voltage regulator without physical inductor. 105-108 - Roger Sandrin Ntouné Ntouné, Mohammed Bahoura
FPGA-implementation of pipelined neural network for power amplifier modeling. 109-112 - Todd E. Schmuland, Mohsin M. Jamali, Matthew B. Longbrake, Peter E. Buxa:
Optimize hardware with fixed-point variable length phase factors. 113-116 - Ting Cheng, Zishu He, Yaxing Li:
An effective target tracking algorithm with anti-RGPO ability. 117-120 - Rajasekhar Kakumani, M. Omair Ahmad, Vijay Kumar Devabhaktuni:
Prediction of hot-spots in protein sequences using statistically optimal null filters. 121-124 - Chun-Yu Lin, Yi-Ju Li, Ming-Dou Ker:
High-voltage-tolerant stimulator with adaptive loading consideration for electronic epilepsy prosthetic SoC in a 0.18-µm CMOS process. 125-128 - Mitsuru Kataoka, Shuji Tsukiyamia, Takashi Kambe, Masahiro Fukui:
An effective method to use GPU for rectangle packing. 129-132 - Chenxi Ni, Gordon Russell, Alex Bystrov
Statistical delay modelling of manufacturing process variations at system level. 133-136 - Stephan H. Chagas, João B. Martins, Leonardo L. de Oliveira:
An approach to localization scheme of wireless sensor networks based on artificial neural networks and Genetic Algorithms. 137-140 - Zhihua Wang, Hong Chen, Ming Liu, Hanjun Jiang, Tianjia Sun, Xu Zhang:
A wirelessly ultra-low-power system for equilibrium measurements in total hip replacement surgery. 141-144 - Nanjian Wu, Qi Zhang:
Ultra-low-power RF transceivers for WBANs in medical applications. 145-148 - Li Huang, Xu Zhang, Ning Guan, Sanyuan Chen, Yun Gui, Weihua Pei, Hongda Chen:
Real-time multi-channel system for neural spikes acquisition and detection. 149-152 - Chun-Chieh Chan, Wei-Chieh Chou, Ching-Wei Chen, Yi-Lwun Ho
Energy efficient diagnostic grade mobile ECG monitoring. 153-156 - Islam Seoudi, Jean-Francois Debroux, Marc Laflutte, Alaa Makdissi, Karima Amara, Renzo Dal Molin, Amara Amara:
Default connection in multi-electrode leads for cardiac pacemakers. 157-160 - Esteban Tlelo-Cuautle
Symbolic nodal analysis of analog integrated circuits using pathological elements. 161-164 - Yan Zhu, Guoyong Shi, Frank Lee, Andy Tai:
Symbolic time-varying root-locus analysis for oscillator design. 165-168 - Jiajun Chen, Guoyong Shi, Andy Tai, Frank Lee:
A size sensitivity method for interactive MOS circuit sizing. 169-172 - Xuexin Liu, Sheldon X.-D. Tan, Zao Liu, Hai Wang, Tailong Xu:
Transient analysis of large linear dynamic networks on hybrid GPU-multicore platforms. 173-176 - Ying-Chi Li
Globally stable, highly parallelizable fast transient circuit simulation via faber series. 177-180 - Rozita Najafi, Carle Banville, Mohamed Hafed, Zeljko Zilic:
Oversampled multi-phase time-domain bit-error rate processing for transmitter testing. 181-184 - Rajeev Narayanan, Alaeddine Daghar, Mohamed H. Zaki
Using LCSS algorithm for circuit level verification of analog designs. 185-188 - Anis Souari, Sofiène Tahar, Amjad Gawanmeh
Formal error analysis and verification of a frequency domain equalizer. 189-192 - Zaid Al-bayati, Otmane Aït Mohamed, Yvon Savaria, Mounir Boukadoum:
Probabilistic model checking of clock domain crossing interfaces. 193-196 - Florence Azaïs, Laurent Latorre:
Low-cost SNR estimation of analog signals using standard digital automated test equipment (ATE). 197-200 - Naser Khosro Pour, François Krummenacher, Maher Kayal:
A miniaturized autonomous microsystem for hydrogen gas sensing applications. 201-204 - Souha Hacine, Frédérick Mailly
Study of a high-resolution and low-power CMOS temperature sensor. 205-208 - Mihai Galos, David Navarro, Fabien Mieyeville
A cycle-accurate transaction-level modelled energy simulation approach for heterogeneous Wireless Sensor Networks. 209-212 - Morgan Madec
Compact modeling of vertical hall-effect devices: Electrical behavior. 213-216 - Farid Farahmand
SoNET: A delay-tolerant geo-sensor network for environmental monitoring. 217-220 - Bin Wu:
A statistically optimal macromodeling framework with application in process variation analysis of MEMS devices. 221-224 - Cristian Ferent, Alex Doboli:
Systematic comparison of two low-voltage amplifiers using topology matching and performance constraints. 225-228 - Christian Fobel, Gary Gréwal, Robert Collier, Deborah Stacey
GPU Approach to FPGA placement based on star+. 229-232 - Joffrey Kriegel, Alain Pegatoquet, Michel Auguin, Florian Broekaert:
A high level mixed hardware/software modeling framework for rapid performance estimation. 233-236 - Todd E. Schmuland, Mohsin M. Jamali, Matthew B. Longbrake, Peter E. Buxa:
CAD tool autogeneration of VHDL FFT for FPGA/ASIC implementation. 237-240 - Ali Zahabi, Muhammad Anis, Maurits Ortmanns:
Integrated transmission lines for complementary cross-coupled bandpass filters in ΣΔ modulators. 241-244 - Dang-Kièn Germain Pham, Patricia Desgreys, Patrick Loumeau, Tim Ridgers:
Optimized new ADC architecture using ΣΔ modulators for nonlinearly distorted signals. 245-248 - Vineeth Sarma, Bibhudatta Sahoo:
Error feedback based noise shaping in a double sampled ADC. 249-252 - Caroline Lelandais-Perrault, Morgan Roger
Robustness of parallel multi-rate A/D converters to anti-aliasing filter non-idealities. 253-256 - Raouf Khalil, Marie-Minerve Louërat, Roger Petigny, Hugo Gicquel:
Background time skew calibration for time-interleaved ADC using phase detection method. 257-260 - Sina Farahmand, Hossein Shamsi:
Positive feedback technique for DC-gain enhancement of folded cascode Op-Amps. 261-264 - Takuya Igarashi, Naoki Komine, Li Taihua, Yuki Fukai, Takahiro Arai, Yuji Sano:
New method class D amplifier which enables reduction of RF noise and signal distortion. 265-268 - Chuan Shan, Dimitri Galayko
Design and Modeling of ADPLL with sliding-window for wide range frequency tracking. 269-272 - Jinchen Zhao, Xiaobo Wu, Menglian Zhao:
A digital front-end of 16-bit audio delta-sigma DAC with improved CSE method and novel DWA. 273-276 - Mikko Englund, Olli Viitala, Jussi Ryynänen
N-path gmC filter modeling and analysis for direct delta-sigma receiver. 277-280 - Cyrius Ouffoue, Van-Tam Nguyen, Chadi Jabbour, Hussein Fakhoury, Patrick Loumeau:
A low power RC time constant auto-tuning circuit for RC-integrators in high linearity continuous-time delta sigma modulators. 281-284 - Amir Arian, Saied Hosseini-Khayat:
An ultra-low power redundant split-DAC SA-ADC using power-optimized programmable comparator. 285-288 - Keisuke Okuno, Toshihiro Konishi, Shintaro Izumi, Masahiko Yoshimoto, Hiroshi Kawaguchi
A 62-dB SNDR second-order gated ring oscillator TDC with two-stage dynamic D-type flipflops as a quantization noise propagator. 289-292 - Salim Lahmiri, Mounir Boukadoum:
Fractal dimension and high order statistics of spectral energy distribution as features for pathology detection in brain MR images. 293-296 - Mohammad Salahshoor, Seyed Abdollah Mirbozorgi, Amir Arian, Sasan Naseh:
A new discriminator for a low-power capacitor-less FSK demodulator for biomedical implants. 297-300 - Osmar Franca Siebel, Márcio C. Schneider, Carlos Galup-Montoro
Low power and low voltage VT extractor circuit and MOSFET radiation dosimeter. 301-304 - Hsiang-Chiu Wu, Sheng-Jen Chang, Hsin Chen:
A CMOS-compatible, neuro-transistor array with monolithically-integrated circuit for studying cultured neuronal networks. 305-308 - Hadi Bahrami
Design of a miniaturized UWB antenna optimized for implantable neural recording systems. 309-312 - Vida Vakilian, Jean-François Frigon, Sébastien Roy
Direction-of-arrival estimation in a clustered channel model. 313-316 - Shadi Traboulsi, Valerio Frascolla
A versatile low-power ciphering and integrity protection unit for LTE-advanced mobile devices. 317-320 - Amar Sawadi, Rashid Rashidzadeh, Shervin Erfani, Majid Ahmadi:
A compact wide scanning directional antenna for RFID passive tags. 321-324 - Min Seok Oh, Hae Kyung Kong, Han Soo Lee, Kyungil Kim, Kwanghyuk Bae, Soo Bang Kim, Sungkwan Kim, Moosup Lim, Jung Chak Ahn, Tae-Chan Kim, Hiroshige Goto, Seoung Hyun Kim, Dong-Ki Min, Yong Jei Lee:
Backside-illumination 14µm-pixel QVGA time-of-flight CMOS imager. 325-328 - Toshinori Otaka, Tomohiro Yamasaki, Takayuki Hamamoto
An 8-segmented 256×512 CMOS image sensor for processing element-coupled unified system in machine vision application. 329-332 - Fayçal Saffih
Fabrication of CMOS-compatible nanopillars for smart bio-mimetic CMOS image sensors. 333-336 - Arnaud Verdant, Antoine Dupret, Michaël Tchagaspanian, Arnaud Peizerat:
Computational SAR ADC for a 3D CMOS image sensor. 337-340 - Sonjoy Deb Roy, Orly Yadid-Pecht:
Design and implementation of hardware based watermarking solutions for CMOS image sensors. 341-344 - Ehsan Kamrani
Premature edge breakdown prevention techniques in CMOS APD fabrication. 345-348 - Christian Vogel
A review on low-complexity structures and algorithms for the correction of mismatch errors in time-interleaved ADCs. 349-352 - Fatima Ghanem, A. Biallais, Philippe Gandy:
A background extraction technique for bandwidth mismatch error in a two-channel time-interleaved ADC. 353-356 - Anu Kalidas Muralidharan Pillai, Håkan Johansson:
Efficient signal reconstruction scheme for time-interleaved ADCs. 357-360 - Pieter Harpe, Kathleen Philips, Harmke de Groot:
Calibration of ultra low-power time-interleaved SAR ADCs. 361-364 - André Augusto Mariano
Calibration requires calibration, a case study: Mixed-signal BISC Time-Interleaved ADC. 365-368 - Stefan Dietrich, Harald Sandner, Frank Vanselow, Ralf Wunderlich, Stefan Heinen:
System modelling of an integrated hysteretic controlled DC-DC converter. 369-372 - Jean-François Pons
An FPGA compatible asynchronous wake-up receiver for Wireless Sensor Networks. 373-376 - Pierre Gasnier
Power conversion and integrated circuit architecture for high voltage piezoelectric energy harvesting. 377-380 - Moataz Abdelfattah, Ahmed Nader Mohieldin
Ultra-low-voltage power management unit for thermal energy harvesting applications. 381-384 - Farid Moshgelani, Dhamin Al-Khalili, Côme Rozon:
Ultra low leakage structures for logic circuits using symmetric and asymmetric FinFETs. 385-388 - Leila Kamoun, Philippe Dueme, Jean-Philippe Plaze, Eric Kerherve
A tunable and reconfigurable active filter based on distributed structure concept. 389-392 - Amir Hossein Masnadi Shirazi, Shahriar Mirabbasi:
An ultra-low-voltage CMOS mixer using switched-transconductance, current-reuse and dynamic-threshold-voltage gain-boosting techniques. 393-396 - Sergej Werner, Danish Kalim, Renato Negra:
A 3.3 GHz class-E power amplifier with 77% PAE utilising GaN HEMT technology. 397-400 - Shahaboddin Moazzeni, Glenn E. R. Cowan, Mohamad Sawan:
A comprehensive study on the power-sensitivity trade-off in TRF receivers. 401-404 - Alexandre Robichaud, Martin Boudreault, Dominic Deslandes:
Parametric analysis of helical resonators for resonant wireless power transmission links. 405-408 - Shinya Kato, Ittetsu Taniguchi
A battery degradation aware optimal power distribution on decentralized energy network. 409-412 - Xuefu Zhang, Delong Shang, Fei Xia, Hock Soon Low, Alex Yakovlev
A hybrid power delivery method for asynchronous loads in energy harvesting systems. 413-416 - Santhosh Onkaraiah, Marina Reyboz, Fabien Clermidy, Jean-Michel Portal, Marc Bocquet, Christophe Muller
Bipolar ReRAM Based non-volatile flip-flops for low-power architectures. 417-420 - Kundan Nepal:
Ternary content addressable memory cells designed using ambipolar carbon nanotube transistors. 421-424 - Walter D. Leon-Salas:
Parallel architecture for analog-to-information converters via multibit delta-sigma modulation. 425-428 - Pietro Maris Ferreira
1.4 V and 300 nA UHF passive RFID voltage regulator. 429-432 - Mohammad H. Taghavi, Leonid Belostotski
A bandwidth enhancement technique for CMOS TIAs driven by large photodiodes. 433-436 - Jerry Lam, Calvin Plett:
Modified TSPC clock dividers for higher frequency division by 3 and lower power operation. 437-440 - Esteban Cabanillas
Compensating the high power amplifier nonlinearity for a DVB-S2 system. 441-444 - Thierry Taris, Valerie Vigneras, Ludivine Fadel:
A 900MHz RF energy harvesting module. 445-448 - Danick Briand
Printed sensors on smart RFID labels for logistics. 449-452 - Bouhadjar Ahmed Seddik, Ghislain Despesse, Emmanuel Defay
Wideband mechanical energy harvester based on piezoelectric longitudinal mode. 453-456 - Jean-Frédéric Christmann, Edith Beigné
Event-driven asynchronous voltage monitoring in energy harvesting platforms. 457-460 - Yu Luo, Fengjuan Zhang, Ze-dong Nie, Lei Wang:
ECG signal de-noising on node based a dedicated FFT circuit. 461-464 - Gabriele Tasselli, B. Wang, Saeed Ghamari, Christian Robert, Cyril Botteron, Pierre-André Farine:
Development of a versatile low-power 24 GHz phased array front-end in 90 nm CMOS technology. 465-468 - Mazen Abi-Hussein, Vivek Ashok Bohara
Two-dimensional memory selective polynomial model for digital predistortion. 469-472 - Danish Kalim, Adel Fatemi
Dual-band 1.7 GHz / 2.5 GHz class-E power amplifier in 130 nm CMOS technology. 473-476 - Ronald Montesinos, Corinne Berland, Mazen Abi-Hussein, Olivier Venard, Philippe Descamps:
Influence of the output harmonic networks of classes F and F-1 power amplifiers in LINC systems. 477-480 - Xiongliang Lai, Fei Yuan:
Passive voltage level shifters for analog signaling. 481-484 - Magdalena Sihotang, Shoun Matsunaga, Takahiro Hanyu:
Fine-grained power-gating scheme of a nonvolatile logic-in-memory circuit for low-power motion-vector extraction. 485-488 - Dominic DiTomaso, Soumyasanta Laha, Savas Kaya, David W. Matolak, Avinash Kodi:
Energy efficient modulation for a wireless network-on-chip architecture. 489-492 - Abhijit Sil, Srikanth Bakkamanthala, Swetha Karlapudi, Magdy A. Bayoumi:
Highly stable, dual-port, sub-threshold 7T SRAM cell for ultra-low power application. 493-496 - Iain Sedgwick
PImMS: A self-triggered, 25ns resolution monolithic CMOS sensor for Time-of-Flight and Imaging Mass Spectrometry. 497-500 - Joseph P. Davis, Joan E. Carletta, Robert J. Veillette, Li Du, Jiang Zhe:
Instrumentation circuitry for an inductive wear debris sensor. 501-504 - Gerard F. Santillan-Quinonez, Carlos Galup-Montoro
Enhanced sensitivity magnetoresistor with a venturi-tube shape. 505-508 - Jinying Zhang, Gang Han, Shuming Chen, Yue Qian, Weijiang Xu, Julien Carlier
Study of rough surface to decrease reverberation noise in ultrasonic imaging. 509-512 - Philippe Martin-Gonthier, Romain Molina, Paola Cervantes, Pierre Magnan:
Analysis and optimization of noise response for low-noise CMOS image sensors. 513-516 - Jean-Baptiste Schell, Jean-Baptiste Kammerer, Luc Hébrard, Elodie Breton
CMOS 3D Hall probe for magnetic field measurement in MRI scanner. 517-520 - Oguz Atasoy, Catherine Dehollain:
Remote powering realization for smart orthopedic implants. 521-524 - Anh-Tuan Do, Chun Kit Lam, Yung Sern Tan, Kiat Seng Yeo
A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications. 525-528 - David Dubuc, Katia Grenier, Mary Poupot, Jean-Jacques Fournié
Broadband microwave biosensing based on interdigitated capacitor for Lab-on-Chip applications. 529-532 - Seddik Benhammadi, Yves Audet, Vasile Diaconu:
A spectro reflectance camera for in vivo human blood evaluation. 533-536 - Anh-kiet Vuong, Alexandre Desmarais, Anis Bounif, Dominic Deslandes, Frederic Nabki
A low-power digitally programmable impulse radio ultra wideband transmitter with pulse shape control. 537-540 - Raslen Hamdi, Aniss Belarbi, Mohamed Amine Larbi, Dominic Deslandes, Frederic Nabki
An UWB transmitter with power cycling and support for multiple modulation schemes. 541-544 - Jean Gorisse, Dominique Morche, Joni Jantunen:
Wireless transceivers for gigabit-per-second communications. 545-548 - Richard Beare, Calvin Plett, John W. M. Rogers:
Highly reconfigurable single-ended low noise amplifier for software defined radio applications. 549-552
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-13 21:36 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: