default search action

combined dblp search
author search
venue search
publication search

ask others

"Memory-Efficient FPGA Implementation of Stochastic Simulated Annealing."

Duckgyu Shin et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2023.3243260

access: closed

type: Journal Article

metadata version: 2023-04-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/ShinOGH23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/ShinOGH23
Duckgyu Shin, Naoya Onizawa, Warren J. Gross, Takahiro Hanyu:
Memory-Efficient FPGA Implementation of Stochastic Simulated Annealing. IEEE J. Emerg. Sel. Topics Circuits Syst. 13(1): 108-118 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.