skip to main content
10.5555/832284.835381acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Stairway Compaction using Corner Block List and Its Applications with Rectilinear Blocks

Published: 07 January 2002 Publication History

Abstract

Corner Block List (CBL) was recently proposed as an efficient representation for MOSAIC packing of rectangles. Although the original method is really innovative, there still remains room of improvement for our purpose. This paper proposes a compact algorithm for placement based on corner block list. By introducing the dummy blocks in CBL, our algorithm can intellective employ dummy blocks in the packing to represent the placement including empty rooms, which corner block list cannot represent. Our algorithm can obtain the fast convergence to an optimal solution. Based on the compact approach, we propose a new way to handle arbitrary shaped rectilinear modules. The experimental results are demonstrated by some benchmark data and the performance shows effectiveness of the proposed method.

References

[1]
{1} Hiroshi Murata, Kunihiro Fujiyoshi, S. Nakatake and Y. Kajitani, "VLSI Block Placement Based on Rectangle-Packing by the Sequence Pair" in IEEE Trans. on CAD, vol. 15, NO. 15, pp. 1518-1524, 1996.
[2]
{2} S. Nakatake, H. Murata, K. Fujiyoshi and Y. Kajitani, "Block Placement on BSG-structure and IC layout application" in Proc. of International Conference on Computer Aided Design, pp. 484-490, 1996.
[3]
{3} P. N. Guo, and C, K, Cheng, "An O-tree representation of nonslicing floorplan and its applications", in ACM/IEEE Design Automation Conference, 1999.
[4]
{4} Yun-Chih Chang, Yao-Wen Chang, Guang-Ming Wu, and Shu-Wei Wu. "B*-Trees: A New Representation for Non-Slicing Floorplans" in ACM/IEEE DAC, pp. 458-464, 2000.
[5]
{5} Hong Xianlong, Huang Gang et al. "Corner Block List: An Effective and Efficient Topological Representation of Nonslicing Floorplan" ICCAD'2000.
[6]
{6} D. F. Wong, C. L. Liu, "A new algorithm for floorplan design", in Proc. of 23rd ACM/IEEE DAC, pp. 101-107, 1986.
[7]
{7} Jin Xu, Pei-Ning Guo, Chung-Kuan Cheng, "Cluster Refinement for Block Placement", in DAC'97.
[8]
{8} Shuo Zhou, Sheqin Dong, Xianlong Hong, Yici Cai, Chung-Kuan Cheng, Jun Gu "ECBL: An Extended Corner Block List with O(n) complexity and solution space including optimum placement", ISPD' 2001.
[9]
{9} Yuchun Ma, Sheqin Dong, Xianlong Hong, Yici Cai, Chung-Kuan Cheng, Jun Gu "VLSI Floorplanning with Boundary Constraints Based on Corner Block List" ASPDAC'2001.
[10]
{10} Yuchun Ma, Xianlong Hong, Sheqin Dong, Yici Cai, Chung-Kuan Cheng, Jun Gu "Floorplanning with Abutment Constraints and L-shaped/T-shaped Blocks Based on Corner Block List", DAC 2001, pp. 770-776.
[11]
{11} Yingxin Pang, Chung-Kuan Cheng, Koen Lampaert, Weize Xie" Rectilinear Block Packing Using O-tree Representation", ISPD 2001.
[12]
{12} M. Kang, W. W. M. Dai," General Floorplanning with L-shaped, T-shaped and Soft Block Based on Bounded Slicing Grid Structure", ASPDAC'1997, pp. 265-270, 1997.
[13]
{13} Kunihiro Fujiyoshi, Hiroshi Murata, "Arbitrary Convex and Concave Rectilinear Block Packing using Sequence-pair", ISPD'1999.
[14]
{14} M. Kang, W. W. M. Dai, "Arbitrary Rectilinear Block Packing Based on Sequence Pair" ICCAD'1998.
[15]
{15} J. Xu, P. N. Guo, C. K. Cheng: "Rectilinear Block Placement Using Sequence-Pair" ISPD'1998.
[16]
{16} F. Y. Young, Hannah H. Yang, D. F. Wong: "On extending slicing floorplans to handle L/T-shaped blocks and abutment constraints", WCC'2000.
[17]
{17} Jai-Ming Lin and Yao-Wen Chang: "TCG: A Transitive Closure Graph-Based Representation for Non-slcing Floorplans", in DAC'2001, pp. 764-769.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

ASP-DAC '02: Proceedings of the 2002 Asia and South Pacific Design Automation Conference
January 2002
753 pages
ISBN:0769514413

Sponsors

Publisher

IEEE Computer Society

United States

Publication History

Published: 07 January 2002

Check for updates

Qualifiers

  • Article

Conference

ASPDAC/VLSI02
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 25 Dec 2024

Other Metrics

Citations

Cited By

View all

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media