Skip to content
View A-Dumbledore's full-sized avatar

Block or report A-Dumbledore

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

[Embodied-AI-Survey-2024] Paper list and projects for Embodied AI

704 45 Updated Oct 28, 2024
Python 526 43 Updated Jan 16, 2024

Repository for the QUIK project, enabling the use of 4bit kernels for generative inference

C++ 168 12 Updated Apr 16, 2024

Code Repository of Evaluating Quantized Large Language Models

Python 103 4 Updated Sep 8, 2024

Awesome LLM compression research papers and tools.

1,155 69 Updated Oct 29, 2024

中文 CSL 样式

XML 5,094 831 Updated Oct 21, 2024

[HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design

Python 96 10 Updated Jun 27, 2023

This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning and computer architecture.

1,861 381 Updated Aug 11, 2024

A TensorFlow+Keras implementation of "Sample-level CNN Architectures for Music Auto-tagging Using Raw Waveforms"

Jupyter Notebook 58 14 Updated Apr 13, 2018

Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021

Python 11 5 Updated Aug 23, 2021

This is a collection of our zero-cost NAS and efficient vision applications.

Python 376 50 Updated Aug 21, 2023

VeeR EH1 core

SystemVerilog 817 221 Updated May 29, 2023

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,368 541 Updated Oct 1, 2024

The Ultra-Low Power RISC-V Core

Verilog 1,256 341 Updated Oct 9, 2024

数字IC相关资料

959 284 Updated Nov 17, 2020

DO NOT CHECK OUT THESE FILES FROM GITHUB UNLESS YOU KNOW WHAT YOU ARE DOING. (See below.)

C 2,731 665 Updated Jul 19, 2024

sliding DFT for FPGA, targetting Lattice ICE40 1k

Verilog 72 16 Updated Apr 24, 2020

Verilog module for calculation of FFT.

Verilog 158 53 Updated Aug 22, 2012

Noise reduction in python using spectral gating (speech, bioacoustics, audio, time-domain signals)

Jupyter Notebook 1,456 231 Updated Oct 9, 2024

Verilog library for ASIC and FPGA designers

Verilog 1,179 286 Updated May 8, 2024

Must-have verilog systemverilog modules

Verilog 1,639 378 Updated Jul 6, 2024

Must-have verilog systemverilog modules

Verilog 25 10 Updated May 1, 2022

Everything we actually know about the Apple Neural Engine (ANE)

2,061 77 Updated Sep 23, 2024

在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。

Verilog 188 39 Updated Aug 16, 2018

Deep Learning Accelerator (Convolution Neural Networks)

Verilog 164 58 Updated Dec 15, 2017

FPGA implementation of Cellular Neural Network (CNN)

Verilog 135 83 Updated Mar 30, 2018

使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用

Verilog 490 107 Updated Jun 18, 2018

This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs

Verilog 158 52 Updated Mar 20, 2024

Datasets, Transforms and Models specific to Computer Vision

Python 16,167 6,945 Updated Oct 30, 2024
Next