Skip to content
View VarunGaneshan's full-sized avatar
🎯
Focusing
🎯
Focusing
11 followers · 117 following

Achievements

Achievement: Pair Extraordinaire

Achievements

Achievement: Pair Extraordinaire

Highlights

  • Pro

Block or report VarunGaneshan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
VarunGaneshan/README.md

Hi there, I'm Varun Ganeshan

I'm an ASIC DV Engineer!!

  • 🏢 I’m currently working at Mirafra Technologies.
  • 🥅 2025 Goals: Diving deep into the concepts of verification and UVM methodology.

Languages and Tools:

Verilog

System Verilog

UVM

Visual Studio Code

Linux

Git

GitHub

Terminal

UVM

UVM



Varun's GitHub stats

Top Langs

Pinned Loading

  1. ALU ALU Public

    JavaScript

  2. ALU_TB ALU_TB Public

    System Verilog Testbench

    SystemVerilog

  3. UVM_ALU_TB UVM_ALU_TB Public

    SystemVerilog