Skip to content
View sathyan04's full-sized avatar
🔲
Designing
🔲
Designing

Block or report sathyan04

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Gate_Logics Gate_Logics Public

    Collection of basic logic gate implementations (AND, OR, NOT, NAND, NOR, XOR, XNOR) in Verilog with testbenches, demonstrating foundational digital circuit design concepts.

    Verilog

  2. Combinational_Circuits Combinational_Circuits Public

    Verilog

  3. Emergency_Alert_System Emergency_Alert_System Public

    ESP32-based wireless emergency alert system for visually and hearing impaired users. Published in IEEE ICICCS 2024

    C++