Popular repositories Loading
-
-
openlane
openlane PublicForked from The-OpenROAD-Project/OpenLane
OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Verilog
-
RapidWright
RapidWright PublicForked from Xilinx/RapidWright
Build Customized FPGA Implementations for Vivado
Java
-
-
nextpnr-xilinx
nextpnr-xilinx PublicForked from gatecat/nextpnr-xilinx
Experimental flows using nextpnr for Xilinx devices
C++
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.