lowRISC / opentitan
OpenTitan: Open source silicon root of trust
See what the GitHub community is most excited about this month.
OpenTitan: Open source silicon root of trust
Common SystemVerilog components
BaseJump STL: A Standard Template Library for SystemVerilog
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.